From patchwork Mon Mar 14 16:29:52 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Max Krummenacher X-Patchwork-Id: 12780381 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id D6EAFC433EF for ; Mon, 14 Mar 2022 16:33:27 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=uoJz5/feEhkNHhNiWFHrsZczJrZxK76wVMeMJsFMR/Y=; b=XXktHbswipgK5Q YkLh0HKiUWBQxXxGkcOhjSoRDUYbBKWgOSbZgJPH/ZLUs5C85i1DB6TUjkkh5RJXyv9rtxui7j3om j+toCSFBNE5QOa/f9hlcQJgAFeetN96jcAre+caYh+qQELnSlXL7rfTat7ZsPJfo7/MEHePSg6jxK f7FHgBCFfJ2VfX2EV739cwG/eotSp61EbgFertWZ/dqU4pZycJcQ7wYvSxdbkuggIA0AYuuTg62oX sMIUgLgnmxHldFItWQVLrdjjAHPGnzTvkRXq++pXpGKqD+3RWoNwT+0C+LR5x1Ehkx0byAwve4QMj n05PBpVyZIu90vS6Vmxw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1nTnbv-0061jl-KR; Mon, 14 Mar 2022 16:31:55 +0000 Received: from mail-wr1-f44.google.com ([209.85.221.44]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1nTnaS-00612c-LY for linux-arm-kernel@lists.infradead.org; Mon, 14 Mar 2022 16:30:26 +0000 Received: by mail-wr1-f44.google.com with SMTP id j17so24981686wrc.0 for ; Mon, 14 Mar 2022 09:30:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=8BQc4OLG/fXKfwXIOJU2y/64eF1b0BRzKQ6czfrvnc0=; b=ZQAbFdrM8EX5U3VDL5EdlWNxlojepthplnVDHIIGI79L0tlXvQAKOKVi2s5xWjj9bS 61J8v/tpkNeVzDhDRPupqm27GsCza4777Uf+ZD+DTmn+coUu6DV1brhxIReR0fKijRFP p8G+1pSyU3IsSCqvGhohW3NClb4Bw41UVjEc74RYz7qCcbuI8SG5oCRFfmqVtRmq1qvy aC+/VEX/kzd+3SvypUYqBDUMAaCl9rnC+MgVepThB0jR/I7GxIo4e/lU4THVEiE6szH/ h5QtElto8Rf528cNdaVasQFs/J0gU+7vfcVDgB4RBZguXSRMxUMt+oVbRxrXDfOHPPGS nStQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=8BQc4OLG/fXKfwXIOJU2y/64eF1b0BRzKQ6czfrvnc0=; b=e8prQ7ryTh8Ct+LV6n3qRZ+1tqxPkx76uY6Si3/uDriAXmPcEZ8tzDPCKXC8twZkPB vnxfmto8X+Aj1w1qrHLVMbcq7nbpHjzpj4LdqI5oL531Chur7qfcdL2a1nDtFc788cki Mk+t+h3fesilyo3W6yn4JyVXqJDVfDLLFzFNWpu95tQzjwU6Zm/BK+ts+xP3fk01r29Q 83ITK716uVYln28vqpSWgFTEQnPJYcfv29xOStLaT19XkmLggriczGQNtPI9BA10ttz4 pfHDELrphFKEG9NCisrXhy6PDoevZazACSMY09as3r+3dTk5rjmIY2SPydKbyXLi/sFL gywA== X-Gm-Message-State: AOAM532L/OLzc0AgbZMPAmpUaIiKFwp4A8U6qxw/tsiD4Bq48Km8Ix0o Zz5ngLfySeQTn1l2pb4T3f50kJq2peyUtA== X-Google-Smtp-Source: ABdhPJz42yZOcArKLcysEgjWPOTJ5/YeaSZNHz68DrjZagWMxM+1CbmokJERc0A3ID6IRJf7D9A8UQ== X-Received: by 2002:adf:d1eb:0:b0:203:9349:12b5 with SMTP id g11-20020adfd1eb000000b00203934912b5mr13604584wrd.285.1647275422428; Mon, 14 Mar 2022 09:30:22 -0700 (PDT) Received: from linuxdev2.toradex.int (31-10-206-124.static.upc.ch. [31.10.206.124]) by smtp.gmail.com with ESMTPSA id w10-20020a5d680a000000b001f1dabec837sm13476817wru.113.2022.03.14.09.30.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 14 Mar 2022 09:30:22 -0700 (PDT) From: Max Krummenacher X-Google-Original-From: Max Krummenacher To: max.krummenacher@toradex.com Cc: Fabio Estevam , NXP Linux Team , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v1 08/14] ARM: dts: imx6dl-colibri: Add additional pingroups Date: Mon, 14 Mar 2022 17:29:52 +0100 Message-Id: <20220314162958.40361-9-max.krummenacher@toradex.com> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20220314162958.40361-1-max.krummenacher@toradex.com> References: <20220314162958.40361-1-max.krummenacher@toradex.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220314_093024_752316_224EE1AF X-CRM114-Status: GOOD ( 11.61 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org The Toradex board Iris V2 has an LVDS transceiver which is configured with 4 signals. Add corresponding pins into the separate pingroup to be able to manage the transceiver. Signed-off-by: Max Krummenacher --- arch/arm/boot/dts/imx6qdl-colibri.dtsi | 52 ++++++++++++++++++++++++++ 1 file changed, 52 insertions(+) diff --git a/arch/arm/boot/dts/imx6qdl-colibri.dtsi b/arch/arm/boot/dts/imx6qdl-colibri.dtsi index da52a71bb6e7..3459bfb5c60b 100644 --- a/arch/arm/boot/dts/imx6qdl-colibri.dtsi +++ b/arch/arm/boot/dts/imx6qdl-colibri.dtsi @@ -700,6 +700,30 @@ >; }; + /* CSI pins used as GPIOs */ + pinctrl_csi_gpio_1: csigpio1grp { + fsl,pins = < + MX6QDL_PAD_EIM_D18__GPIO3_IO18 0x1b0b0 + MX6QDL_PAD_EIM_A19__GPIO2_IO19 0x1b0b0 + MX6QDL_PAD_EIM_D29__GPIO3_IO29 0x130b0 + MX6QDL_PAD_EIM_A23__GPIO6_IO06 0x1b0b0 + MX6QDL_PAD_EIM_A20__GPIO2_IO18 0x1b0b0 + MX6QDL_PAD_EIM_A17__GPIO2_IO21 0x1b0b0 + MX6QDL_PAD_EIM_A18__GPIO2_IO20 0x1b0b0 + MX6QDL_PAD_EIM_EB3__GPIO2_IO31 0x1b0b0 + MX6QDL_PAD_EIM_D17__GPIO3_IO17 0x1b0b0 + MX6QDL_PAD_NANDF_CS2__GPIO6_IO15 0x1b0b0 + MX6QDL_PAD_SD2_CMD__GPIO1_IO11 0x1b0b0 + MX6QDL_PAD_SD2_DAT0__GPIO1_IO15 0x1b0b0 + >; + }; + + pinctrl_csi_gpio_2: csigpio2grp { + fsl,pins = < + MX6QDL_PAD_EIM_A24__GPIO5_IO04 0x1b0b0 + >; + }; + pinctrl_ecspi4: ecspi4grp { fsl,pins = < MX6QDL_PAD_EIM_D22__ECSPI4_MISO 0x100b1 @@ -739,6 +763,25 @@ >; }; + pinctrl_gpio_1: gpio1grp { + fsl,pins = < + MX6QDL_PAD_DI0_PIN4__GPIO4_IO20 0x1b0b0 + MX6QDL_PAD_EIM_D27__GPIO3_IO27 0x1b0b0 + MX6QDL_PAD_ENET_REF_CLK__GPIO1_IO23 0x1b0b0 + MX6QDL_PAD_NANDF_D3__GPIO2_IO03 0x1b0b0 + MX6QDL_PAD_NANDF_D4__GPIO2_IO04 0x1b0b0 + MX6QDL_PAD_NANDF_D6__GPIO2_IO06 0x1b0b0 + MX6QDL_PAD_SD4_DAT0__GPIO2_IO08 0x1b0b0 + MX6QDL_PAD_SD4_DAT3__GPIO2_IO11 0x1b0b0 + >; + }; + pinctrl_gpio_2: gpio2grp { + fsl,pins = < + MX6QDL_PAD_GPIO_7__GPIO1_IO07 0x1b0b0 + MX6QDL_PAD_GPIO_8__GPIO1_IO08 0x1b0b0 + >; + }; + pinctrl_gpio_bl_on: gpioblon { fsl,pins = < MX6QDL_PAD_EIM_D26__GPIO3_IO26 0x1b0b0 @@ -832,6 +875,15 @@ >; }; + pinctrl_lvds_transceiver: lvdstxgrp { + fsl,pins = < + MX6QDL_PAD_EIM_WAIT__GPIO5_IO00 0x03030 /* SODIMM 95 */ + MX6QDL_PAD_GPIO_7__GPIO1_IO07 0x0b030 /* SODIMM 55 */ + MX6QDL_PAD_GPIO_8__GPIO1_IO08 0x03030 /* SODIMM 63 */ + MX6QDL_PAD_SD2_DAT3__GPIO1_IO12 0x03030 /* SODIMM 99 */ + >; + }; + pinctrl_mic_gnd: gpiomicgnd { fsl,pins = < /* Controls Mic GND, PU or '1' pull Mic GND to GND */