From patchwork Mon Apr 11 15:22:28 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Max Krummenacher X-Patchwork-Id: 12809326 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id CDEBAC433F5 for ; Mon, 11 Apr 2022 15:25:43 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=L45rz8X+rp5DW73ai204e2LwacwyIw7KP8VzRIn8I1o=; b=BVMrX2vC/l3oQX tFPVrpdfsJ2LUAAkFZ1sKyJr8peFktbHJi4uRE8J5pqSVEaHXah91AgK8xCthVWKSi2p63StqGer3 u6pMkYZeMcvGHMHbkvztoXt5YS03V3A7a7Z21w1I5Whaq/Bvha0EkeyrcB7lvnBE3Wj1OggHIbiKg NfLzieX93+wYzMRxyz4Jb8MNaf8QjwTN5vd5zWG5JQwAeXdQnQKhp2nsmVaRATazhazhJKTJTb/nw StSLFAdFW0HaUR7IHKbQzD869pXbq8I+2Dh8F9mdieb6nFEIjptvfbcpphvUu/8iJoNIzgGJzso6b nHrx1dzD2T8L3Y9xABCA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1ndvtr-009Woc-VT; Mon, 11 Apr 2022 15:24:20 +0000 Received: from mail-wr1-x42a.google.com ([2a00:1450:4864:20::42a]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1ndvsW-009W61-VM for linux-arm-kernel@lists.infradead.org; Mon, 11 Apr 2022 15:22:58 +0000 Received: by mail-wr1-x42a.google.com with SMTP id k22so4998276wrd.2 for ; Mon, 11 Apr 2022 08:22:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=W70bMf1Ky2O8ngTc5hq7tyZ3VFa4hjG98xIoYgkJB40=; b=kkOto/2thn4dB/SOAQnrjLL2oePLHVjQgqP2iD6e4ZUfo6mF+PE380kKmq2+6nAM0H AYWnEcZ1D94GCV011vy4BXLxVv1Zxi8982SBuXoY5C7l1QEtV5uqrT1ONCKhWmnVnuIc ODxPh5lY+OGyOHEy0fdhgU0TdVNmIaEDaCx3Bnj7kEOs3JVv+VzV3YkdpHUW2O46+PvU YWsu6J0cf8pLjbVwtlYOi6HSFJ50WRO3UB7qyaeajK3FvYMEY59hvlvuYynHEa1pN0qI hA7kDSdFd9grzI+nZZk6av/ZGrEfkx+78TrATdk9Exh+zxfOPUFudwwUUkBpccmEpUwc t6pw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=W70bMf1Ky2O8ngTc5hq7tyZ3VFa4hjG98xIoYgkJB40=; b=H5GeaIl4OPYmtEauZfdqnNTGUXpLuAJYbSFMigVXULknCKy3AoOt+9Zd3dpm43yPGb LhQcBgkVYrFoG2r215V873F/nobkyYxisKfXdTveAlteAIDFFsU511DPeIfYVUAQRm6c JFpYSlVYk4GVUlhVfqgcZut2XjY5xgdwnOby1G9GPuSADjy1dYN08O6g4uW0VzuN7lmP EkYJpIkKnmMGWk1ba1dC1KaWfMjSBmhsYp8kh04Yb4q6UVnMdXlv3nSkodTga0xcUJo4 8NI2JnLNunWctDdK4iU+4Z9IX9f1eMGoEnABjEAp68xVfDZujjXvYRDZnpeo2wvLrFzz 9Kmw== X-Gm-Message-State: AOAM531AEpoX52sq1xdCboP2rr6EFuya2wAutIpt2eKrUW30/It5DHpC 48Bcg3nShVVB4zZtdJF1naE= X-Google-Smtp-Source: ABdhPJxD0md7ffzoBIiNS+vnYzG4eW9I7TLKF3hDG9tPy7dBiZzYf1OcMru1OIuaaHx8DvuZXzYtXw== X-Received: by 2002:a5d:64e5:0:b0:205:9cf8:b552 with SMTP id g5-20020a5d64e5000000b002059cf8b552mr24007147wri.52.1649690575304; Mon, 11 Apr 2022 08:22:55 -0700 (PDT) Received: from linuxdev2.toradex.int (31-10-206-124.static.upc.ch. [31.10.206.124]) by smtp.gmail.com with ESMTPSA id a9-20020a7bc1c9000000b0038eb67e966esm5209374wmj.29.2022.04.11.08.22.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 11 Apr 2022 08:22:54 -0700 (PDT) From: Max Krummenacher To: max.krummenacher@toradex.com Cc: Fabio Estevam , Krzysztof Kozlowski , NXP Linux Team , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 08/14] ARM: dts: imx6dl-colibri: Add additional pingroups Date: Mon, 11 Apr 2022 17:22:28 +0200 Message-Id: <20220411152234.12678-9-max.oss.09@gmail.com> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20220411152234.12678-1-max.oss.09@gmail.com> References: <20220411152234.12678-1-max.oss.09@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220411_082257_063382_3E6ED8AC X-CRM114-Status: GOOD ( 12.43 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org From: Max Krummenacher The Toradex board Iris V2 has an LVDS transceiver which is configured with 4 signals. Add corresponding pins into the separate pingroup to be able to manage the transceiver. Signed-off-by: Max Krummenacher --- (no changes since v1) arch/arm/boot/dts/imx6qdl-colibri.dtsi | 52 ++++++++++++++++++++++++++ 1 file changed, 52 insertions(+) diff --git a/arch/arm/boot/dts/imx6qdl-colibri.dtsi b/arch/arm/boot/dts/imx6qdl-colibri.dtsi index da52a71bb6e7..3459bfb5c60b 100644 --- a/arch/arm/boot/dts/imx6qdl-colibri.dtsi +++ b/arch/arm/boot/dts/imx6qdl-colibri.dtsi @@ -700,6 +700,30 @@ >; }; + /* CSI pins used as GPIOs */ + pinctrl_csi_gpio_1: csigpio1grp { + fsl,pins = < + MX6QDL_PAD_EIM_D18__GPIO3_IO18 0x1b0b0 + MX6QDL_PAD_EIM_A19__GPIO2_IO19 0x1b0b0 + MX6QDL_PAD_EIM_D29__GPIO3_IO29 0x130b0 + MX6QDL_PAD_EIM_A23__GPIO6_IO06 0x1b0b0 + MX6QDL_PAD_EIM_A20__GPIO2_IO18 0x1b0b0 + MX6QDL_PAD_EIM_A17__GPIO2_IO21 0x1b0b0 + MX6QDL_PAD_EIM_A18__GPIO2_IO20 0x1b0b0 + MX6QDL_PAD_EIM_EB3__GPIO2_IO31 0x1b0b0 + MX6QDL_PAD_EIM_D17__GPIO3_IO17 0x1b0b0 + MX6QDL_PAD_NANDF_CS2__GPIO6_IO15 0x1b0b0 + MX6QDL_PAD_SD2_CMD__GPIO1_IO11 0x1b0b0 + MX6QDL_PAD_SD2_DAT0__GPIO1_IO15 0x1b0b0 + >; + }; + + pinctrl_csi_gpio_2: csigpio2grp { + fsl,pins = < + MX6QDL_PAD_EIM_A24__GPIO5_IO04 0x1b0b0 + >; + }; + pinctrl_ecspi4: ecspi4grp { fsl,pins = < MX6QDL_PAD_EIM_D22__ECSPI4_MISO 0x100b1 @@ -739,6 +763,25 @@ >; }; + pinctrl_gpio_1: gpio1grp { + fsl,pins = < + MX6QDL_PAD_DI0_PIN4__GPIO4_IO20 0x1b0b0 + MX6QDL_PAD_EIM_D27__GPIO3_IO27 0x1b0b0 + MX6QDL_PAD_ENET_REF_CLK__GPIO1_IO23 0x1b0b0 + MX6QDL_PAD_NANDF_D3__GPIO2_IO03 0x1b0b0 + MX6QDL_PAD_NANDF_D4__GPIO2_IO04 0x1b0b0 + MX6QDL_PAD_NANDF_D6__GPIO2_IO06 0x1b0b0 + MX6QDL_PAD_SD4_DAT0__GPIO2_IO08 0x1b0b0 + MX6QDL_PAD_SD4_DAT3__GPIO2_IO11 0x1b0b0 + >; + }; + pinctrl_gpio_2: gpio2grp { + fsl,pins = < + MX6QDL_PAD_GPIO_7__GPIO1_IO07 0x1b0b0 + MX6QDL_PAD_GPIO_8__GPIO1_IO08 0x1b0b0 + >; + }; + pinctrl_gpio_bl_on: gpioblon { fsl,pins = < MX6QDL_PAD_EIM_D26__GPIO3_IO26 0x1b0b0 @@ -832,6 +875,15 @@ >; }; + pinctrl_lvds_transceiver: lvdstxgrp { + fsl,pins = < + MX6QDL_PAD_EIM_WAIT__GPIO5_IO00 0x03030 /* SODIMM 95 */ + MX6QDL_PAD_GPIO_7__GPIO1_IO07 0x0b030 /* SODIMM 55 */ + MX6QDL_PAD_GPIO_8__GPIO1_IO08 0x03030 /* SODIMM 63 */ + MX6QDL_PAD_SD2_DAT3__GPIO1_IO12 0x03030 /* SODIMM 99 */ + >; + }; + pinctrl_mic_gnd: gpiomicgnd { fsl,pins = < /* Controls Mic GND, PU or '1' pull Mic GND to GND */