From patchwork Thu Apr 14 19:12:49 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Drew Fustini X-Patchwork-Id: 12813933 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id CFDB3C433F5 for ; Thu, 14 Apr 2022 19:16:04 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=HyKEzbt7crznWq7ZlWAYx0DWzyESW0GCsf19doOmEdk=; b=muo6tXXRGP3wWf 6BeGSx6mpharJnEQtrOjFEGpmOSWDrl3LGiUmynr/RVHeKkT4jAyMTkg0RpvOCfx+NK3ReqyY0CDD UMEuMPS0JcTBjIjwS+47xULQuVaIDRgjfddtz3PH+qBqGRRYgFI6Ciqxb+5r4prxqZzwfT3pzrE/U OFjanfg6zl/R4m9D1MoJpVi6Djbyg60DfPQaSPIMI8Is66uLSkcSknJc/M9A0dtxub5jP0FpboylM em7JfYXUyulVoLBniIVab0vsE7fnO3ZZVjXhXi1mysRXfBtuqFEFoNXr1kIVi2Ovr6eMWa9ViHo/g wZq7cQQBwEyGZRhaVYog==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1nf4ve-0070sm-4K; Thu, 14 Apr 2022 19:14:54 +0000 Received: from mail-pj1-x1034.google.com ([2607:f8b0:4864:20::1034]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1nf4vZ-0070re-HE for linux-arm-kernel@lists.infradead.org; Thu, 14 Apr 2022 19:14:52 +0000 Received: by mail-pj1-x1034.google.com with SMTP id i24-20020a17090adc1800b001cd5529465aso5396980pjv.0 for ; Thu, 14 Apr 2022 12:14:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20210112.gappssmtp.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=t3B8R1R0UeZGzGIpSP1VsaVNrwO0rNV84syuceuTaAY=; b=b5Fs5sDOa79UhjbzPTs/JgC3ZwAG7NBgvr6aXt7bYFnhtYwh5Qhq4awyCED6jrY/ls 6kXC+XwBxlCEfJYSsKooIzN+n2k85eLJA4On2pukofnTXDJI47phHjHNzpuoqz1Z/hfA CUkxnAUQ6ExxLagh3N2auhdDGFfha9QHP7p2/1ZLM/SN9R8l0eGlJFlk0qTI607sY7nQ buU+vmnbqP0VzyEnqYwpcnJJ6VqPMt1cjurzeEvmmIRsmBNDA13xA5+n6NRTaaA7gHH5 s2eyvq89sXUs87L/lCOC1ufp8KMyH9jOxFNd/uTuundTTixrIxgw66cT4NysAjnIH7mE MLDQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=t3B8R1R0UeZGzGIpSP1VsaVNrwO0rNV84syuceuTaAY=; b=yWtq+Ej+NfUN82FJfdw3NuWMpsb4D2Me80vzkANu+wR7KaawnCK3Prm6/nns8MLuoD onjSJVVEnP7k/z+Zm5yXRMVq0KMvY+IFerNoiJfzSEAxqAu8LIlFu0oCvFbw3RiWyDBN S3ybouMjE33ScJ0bQiDeC76JWMz3+lXsiJ4dfRt+mrB+mqG3X0teD9w+/tRs9vfSwjFb +3pjOTR7w3+7bHnMuM7ZhLc6M3UEikVwssV7T57n5SHlMrmUim5VYe+Crr1XONqt5gYO sgeL+uVdORhXxQ7oojwwq7QIEtAyjPzQFJRe0WIjPTVex5jN3TRe8rKm0o3/dAVZDS+i FA3Q== X-Gm-Message-State: AOAM5321cFz0yuNGiTiMs5NnguPbfzjmG+KP8fbuuegYwKhfBEn0FPmo ROGhLf3+ASedh7S6doqOA2bsgw== X-Google-Smtp-Source: ABdhPJyKMz9LyNs/fJ1c9/QdkmkC1o9RA5i86GWq//yvKqL0YII6HsSpPoBCxC8yJnQ9BCUWp+qP2A== X-Received: by 2002:a17:902:8304:b0:155:d594:5c04 with SMTP id bd4-20020a170902830400b00155d5945c04mr47435554plb.105.1649963688006; Thu, 14 Apr 2022 12:14:48 -0700 (PDT) Received: from x1.hsd1.or.comcast.net ([2601:1c2:1001:7090:5b60:6a76:138d:2646]) by smtp.gmail.com with ESMTPSA id e12-20020a056a001a8c00b004fab88d7de8sm614148pfv.132.2022.04.14.12.14.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 14 Apr 2022 12:14:47 -0700 (PDT) From: Drew Fustini To: Rob Herring , Krzysztof Kozlowski , Nishanth Menon , Santosh Shilimkar , Dave Gerlach , Tony Lindgren Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Drew Fustini Subject: [PATCH v2 1/2] dt-bindings: wkup-m3-ipc: Add ti, set-io-isolation property Date: Thu, 14 Apr 2022 12:12:49 -0700 Message-Id: <20220414191250.2969282-2-dfustini@baylibre.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220414191250.2969282-1-dfustini@baylibre.com> References: <20220414191250.2969282-1-dfustini@baylibre.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220414_121449_611911_F14895E1 X-CRM114-Status: GOOD ( 22.09 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add documentation for the ti,set-io-isolation DT property on the wkup_m3_ipc node which tells the wkup_m3_ipc driver to use the wkup_m3 to enable IO Isolation during low power mode transitions on am43xx platforms. Signed-off-by: Dave Gerlach [dfustini: convert to YAML, make DTS example that passes check] Signed-off-by: Drew Fustini --- Changes from v1: - correct typo of 'ti,set-io-isolation' property in subject - make 'ti,set-io-isolation' only valid for 'ti,am4372-wkup-m3-ipc' .../bindings/soc/ti/wkup-m3-ipc.yaml | 79 +++++++++++++++++-- 1 file changed, 74 insertions(+), 5 deletions(-) diff --git a/Documentation/devicetree/bindings/soc/ti/wkup-m3-ipc.yaml b/Documentation/devicetree/bindings/soc/ti/wkup-m3-ipc.yaml index 7f4a75c5fcaa..97eb0faef345 100644 --- a/Documentation/devicetree/bindings/soc/ti/wkup-m3-ipc.yaml +++ b/Documentation/devicetree/bindings/soc/ti/wkup-m3-ipc.yaml @@ -24,14 +24,22 @@ description: |+ A wkup_m3_ipc device node is used to represent the IPC registers within an SoC. - Support for VTT Toggle - ================================== + Support for VTT Toggle with GPIO pin + ==================================== On some boards like the AM335x EVM-SK and the AM437x GP EVM, a GPIO pin is connected to the enable pin on the DDR VTT regulator. This allows the regulator to be disabled upon suspend and enabled upon resume. Please note that the GPIO pin must be part of the GPIO0 module as only this GPIO module is in the wakeup power domain. + Support for IO Isolation + ======================== + On AM437x SoCs, certain pins can be forced into an alternate state when IO + isolation is activated. Those pins have pad control registers prefixed by + 'CTRL_CONF_' that contain DS0 (e.g. deep sleep) configuration bits that can + override the pin's existing bias (pull-up/pull-down) and value (high/low) when + IO isolation is active. + properties: compatible: enum: @@ -63,6 +71,25 @@ properties: $ref: /schemas/types.yaml#/definitions/uint32 description: GPIO pin connected to enable pin on VTT regulator + ti,set-io-isolation: + type: boolean + description: + If this property is present, then the wkup_m3_ipc driver will instruct + the CM3 firmware to activate IO isolation when suspending to deep sleep. + This can be leveraged by a board design to put other devices on the board + into a low power state. + + allOf: + - if: + properties: + compatible: + not: + contains: + const: ti,am4372-wkup-m3-ipc + then: + properties: + ti,set-io-isolation: false + required: - compatible - reg @@ -74,21 +101,63 @@ additionalProperties: false examples: - | + /* Example for AM335x SoC */ soc { #address-cells = <1>; #size-cells = <1>; - mailbox: mailbox { + am335x_mailbox: mailbox { #mbox-cells = <1>; }; - wkup_m3_ipc: wkup_m3_ipc@1324 { + wkup_m3_ipc@1324 { compatible = "ti,am3352-wkup-m3-ipc"; reg = <0x1324 0x24>; interrupts = <78>; ti,rproc = <&wkup_m3>; - mboxes = <&mailbox &mbox_wkupm3>; + mboxes = <&am335x_mailbox &mbox_wkupm3>; ti,vtt-gpio-pin = <7>; }; }; + + - | + /* + * Example for AM473x SoC: + * On the AM437x-GP-EVM board, gpio5_7 is wired to enable pin of the DDR VTT + * regulator. The 'ddr_vtt_toggle_default' pinmux node configures gpio5_7 + * for pull-up during normal system operation. However, the DS0 (deep sleep) + * state of the pin is configured for pull-down and thus the VTT regulator + * will be disabled to save power when IO isolation is active. Note that + * this method is an alternative to using the 'ti,vtt-gpio-pin' property. + */ + #include + soc { + #address-cells = <1>; + #size-cells = <1>; + + am437x_mailbox: mailbox { + #mbox-cells = <1>; + }; + + am43xx_pinmux { + pinctrl-names = "default"; + pinctrl-0 = <&ddr3_vtt_toggle_default>; + + ddr3_vtt_toggle_default: ddr_vtt_toggle_default { + pinctrl-single,pins = < + 0x25C (DS0_PULL_UP_DOWN_EN | PIN_OUTPUT_PULLUP | DS0_FORCE_OFF_MODE | MUX_MODE7) + >; + }; + }; + + wkup_m3_ipc@1324 { + compatible = "ti,am4372-wkup-m3-ipc"; + reg = <0x1324 0x24>; + interrupts = <78>; + ti,rproc = <&wkup_m3>; + mboxes = <&am437x_mailbox &mbox_wkupm3>; + ti,set-io-isolation; + }; + }; + ...