From patchwork Tue Apr 19 11:35:04 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Abel Vesa X-Patchwork-Id: 12818179 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 6B71EC433EF for ; Tue, 19 Apr 2022 12:41:57 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=alE1D8Eem1d4fSRPHkDNTort7hyABM7XQtplnpe6DVk=; b=tsHeRidbMZpB91 IrCrUrksBn8IPWazMBw4aWHuGzfVxMaH9aMO5/9p0uj9uPelnNvrSw+JhqkOmMdH7wgFJv4aQhUZ+ MGq5ihRzGvhwE5mxNACJMhmexbf5Gl3T9hgCjWbTGrxDFezzZ6NRiz2/ZHIRqrolezjSYb/U7GCtW 9esPV4kgmXcD8tO6exRU0Nx1Eqdjsl1H+nc+iLgxNMOBTXq+AZ6/CHrEmyRjeydQIudZiKugqe9jt XEulFJfaDqyFpItWl+XkABx2QNBTwhBr6Xhrgai8aQ5fZzDORWL5sdliQKB2sTW1y3P0rd2sg+awA myO+wGiVL7tbB+DDw6aA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1ngn9W-003Ywc-Vd; Tue, 19 Apr 2022 12:40:19 +0000 Received: from mail-am6eur05on20613.outbound.protection.outlook.com ([2a01:111:f400:7e1b::613] helo=EUR05-AM6-obe.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1ngm8v-003ASJ-0v for linux-arm-kernel@lists.infradead.org; Tue, 19 Apr 2022 11:35:38 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=QxSJKDBtDUqwL33TFc9dWoQvHeo4mlSIivtt/tCJQMoGt4TSp3EJ6CEj2G3XNAOx1Mpisn7Bj5eynKbb7NZ2ynMk1Rch4SR0DVQDj/gkDhb5+OTkHBDF6GBJ/RS6WwIPI4zvemw9l6VjpthnQnjEeWMECSmXR+j8Sgi6FQC2FDU+SV3vVWqtWuBepxU1UQrkPue6n4V0ALwdEgTxIKH12IC0qbRoarXij+Eo2zg58MVSSHybKmHWwyy0bAVFnRqbWhUZnNvEEnx7z8JoQypwW/j4OUIHnKLkMfbmwLM7YpC2g9xFjitD/XNMLVZpR5GOtettwoP2ismVAzF6MDZMKw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=V3caNKl2IoTQCwKw/mQew/YX3PzIkfAbqnefH0pp1rs=; b=g6gmP5Af4oEYbkiqpnzr+ZW/n6/eOi5A/m4t16K+gMgdPW8Lf9ynm7EIjeQTJdbQ3zyU7EUBmlazR9IWVNNwsMz04TSEqHWxVKZZq6BlmbK1LlDCPGAMppdXgEqhbgPnN2fOLEcXzM2n6ykYOJPNhgNhbotUVbWf9gZqwCpMjkYflVKsrT6we97igU9g58r0dy95MZicqoiFuNWMEhdCL11u+/rsxfowrqiqt2BP8r4sDRvktNW5DdzrcvNriyCp7Sl9K3awpdXQYfkovZmNp4d+dfRFKvCbeuXeA107IdnHTweELnjbR3COtm9kURGovh+PW8KUzsTh/Hy9foIs2g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=V3caNKl2IoTQCwKw/mQew/YX3PzIkfAbqnefH0pp1rs=; b=PMUDnIgQQJw2UrGVfjSoNXkiLs9NkjYuXkywyy5hmztCQuhTlDWpH4mio3CaSloIisbADTxAHuCvFJTKAUqYlvFFXhIGzmRaLPU1OfhoXUz4Cy/3SqbM2PkXpQ2OT0daKeWLgjwGLTt1oRPbnYnw9/8ZkI2bjt8RJcpHS8GNzXM= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from VI1PR04MB4688.eurprd04.prod.outlook.com (2603:10a6:803:6a::30) by VI1PR04MB3054.eurprd04.prod.outlook.com (2603:10a6:802:3::25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5186.13; Tue, 19 Apr 2022 11:35:31 +0000 Received: from VI1PR04MB4688.eurprd04.prod.outlook.com ([fe80::a9d1:199:574b:502f]) by VI1PR04MB4688.eurprd04.prod.outlook.com ([fe80::a9d1:199:574b:502f%6]) with mapi id 15.20.5164.025; Tue, 19 Apr 2022 11:35:31 +0000 From: Abel Vesa To: Rob Herring , Krzysztof Kozlowski , Ulf Hansson , Shawn Guo , Sascha Hauer Cc: Pengutronix Kernel Team , Fabio Estevam , NXP Linux Team , devicetree@vger.kernel.org, Linux Kernel Mailing List , linux-mmc@vger.kernel.org, , linux-arm-kernel@lists.infradead.org, Jacky Bai Subject: [PATCH v8 01/13] arm64: dts: freescale: Add the top level dtsi support for imx8dxl Date: Tue, 19 Apr 2022 14:35:04 +0300 Message-Id: <20220419113516.1827863-2-abel.vesa@nxp.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220419113516.1827863-1-abel.vesa@nxp.com> References: <20220419113516.1827863-1-abel.vesa@nxp.com> X-ClientProxiedBy: VE1PR03CA0026.eurprd03.prod.outlook.com (2603:10a6:803:118::15) To VI1PR04MB4688.eurprd04.prod.outlook.com (2603:10a6:803:6a::30) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 0f49296c-4d26-4d43-8207-08da21f8b5e9 X-MS-TrafficTypeDiagnostic: VI1PR04MB3054:EE_ X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: Ylidtks7jC2Dx8YMDCR+pgw2SoCmiOhWUnJrOhDCfuri7PGwPnLUbYVRIlYPTv7JcPuzMCS3dCKk3f+K7CjQuU5dT40VVfzg8Sc4IqXLi4s6/H5i9R38k5ra9RuvYwEsxDzta7C+oXYPw2yDpDsll3aoYEBvjz7tvNVQHcwsIla3sYsZ21pPQotLrvRi7Zfj3xLTbbVo6AXokhapTtj4heAoOfercyQbjBOvDKYuNIBhfMkYwXkIu1ah0na4J5NgcjzOnJZ3iRf290/mSyk9yCZRVNdxd3v+t7g/ulDiPAzzUoQ2KMLfy8C9+CrFa/u4AzkC5KocV9FfTAdZdM7QOaFtlhYlOnS2zvWZGox/i9ZVGBpHzPEn0i5vOMi5N4wPLLIFCXK0RzPNx9a8Hy4ggPDna+QfZWv3eXr5ddXe8mx0p9Ygqxer1JnI0bzgXgv5CtNVfKLyZ4Z7kLPmfNd59IXahUxZ3LWOmIlbxuhTnhMq/XkKQ+FsozrJj10O6YzgO5k+5KUKq4DGkO//jUsM2ePyX6Bjp0XrazwvvsAGRuk5vbmemyVPMapwCSkvGscuYgqmQ9IsBZJqpi+yFXLxjQwDvKRd3I4o0dhh3wP3UcOQjjp8ZnxbrdoVjUyoNbN2hU8yjorBnGGam4s6gaZUJqGdf8F5XfLghFIojQ7FKj5EKlPaWYhZhRoHuBYcmbuoLmZhO57+A5PaiqthEFe4MHjRfl9G+69jkYastXWbP7E= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR04MB4688.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230001)(4636009)(366004)(36756003)(38350700002)(38100700002)(54906003)(186003)(7416002)(26005)(8676002)(316002)(110136005)(6512007)(5660300002)(83380400001)(6506007)(4326008)(66946007)(66476007)(66556008)(508600001)(6486002)(8936002)(2616005)(44832011)(6666004)(1076003)(86362001)(52116002)(2906002)(32563001); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: ss4Jn2Am3RVy5mNA5UMJA79Lb4Wa5tapqgSdUisRBLzsdB+KpvAAzRVYhAE5VgNIafoXGMBthYgsaNKPJg4u0Snn8rDxPiTVDrb6gWidu/O7r9Dgc8hdCB33fxw2cJThYKYvDQylrdXNxCxHAICa/oeV3zpkuPx49cCOuEtuij+Cg2N5koTFU09/hzj7+s1BSj4Wtwp+aVeeoZ3HQw5gChvc4zdr37iW9jDWymI9pUta5rDqZJGR7CSHJ/j++uuJqziy5y3XqqgYj9677eBcexFesWNAkYHbEiq23flB/MSajF0CLhOwQO4U6BehAT6krkujXWAY0PsoB9J1ENnt62E3A3zlljFm+mQyoz7v/da2E0DZlUx8dmcrmdF0yQ4eF/GTkgewqF6o7VSMPJuVf2VekDs2+soh9o3PN+Uo6fVzkgtTMe0x6ASfs+rZeyGbwa/LeS7EM0fonhVQUqICT3GACEHPryL9KwRC0tugpruKljtoAKlYlqJD/+71cUQ9TukBgUAnFwIZwo70nBJo8Gm6Lp2+8BO1nGjboXntuGgR4UKrSB6W0bcjlT2J8HyIUN/cI/ku9c1EjKPsHGoXzENDxzPr94/gNyCBYPRgRGNpRfeQa8ndIgWUh2gwUGo0+PWfqXAKTGpuXLD3itdBvhbrb0UDplxI0EsDAlUxbCq9ll/et6jYSSqb3HPdbyyCocVtknAhFZCE3Tz2MYjuxFip5zHYnsG1f4AZetdiIaSqOVawUQc47IUuMj9U+amjLxwLcE2lDztAGzUd8moqd9ylCVYMNp+in7W5eaRwFGHY5FeIIi7OO6DZyJkReoAlYzhIvFyU6mBUoTB9V5hbQ46IEQlUMSDAGRa092cuYgDZmCXQVOe/MHvrk+jO41ke8j5rijE+C9WcFPZjmRbKzM/k5PtEgwviEFxrLbDpBmNTIZ79pFxlL+imSR3BQRGzk+yw33XzB+guvyhjsNbTbDG1zEHdATC2yEKqiG7SxL+bHT4yw2NxjRsu0bYaM9+NhTETNqD+tKE1whx1IwHh8KXD8iv4+LNkkL85VRG8pGEL+OHoKSBZhfBDstXmG8zJY1EDnBMibBuv2USnQsTbxbhCvcrsq/ckJe51qWxZEvLcrovB701N9UrIgBsTqYGTui2usFYeh1z7h5LRtGQIVvaiOvjJiKknZjIo06nyd2Wfgq4VxxJMBeHoJvSe7b93Yc6hKbRouqOAi7jOYDy/Rvj0HmQSSFt1ismsAO245WM7ocFjQPKPDkZV6ubPx+BbQPI81vWFO7HF9uNHbT2eWpuYour24wuG685zP5lpB8iIGh28wCpDrhzkI6wZPodmMxSLLY+8/ysQaAc5Te4ckuJw3vSY9H1jTj6ZaPlESa1CyrDHxy5CK5efqCqVZbWw/Tm+cVNV81ebcuoAJLz8CMaymlUjdZf+PmtnE53Qp/XDI+TRlAR1tsLEvNEFnEsGMvpMlRCrcGWUvjQb3LiO4giCrFm9ONbBLGFjxXSgKfU/a9QktpBSy3mN/NdDX5Ty7f96fVRrwKShacdE4xHNaZHymqv62SRNEKYS2MSajVfXGxbU+e1lgGWu+ATzJN0h1r+a4yraYlWK7NJRH+sbplwrqP6JJw65aK/QOK0ZOM5o6vhnMUvB5w/9fQWAAklHSONWV9Pu0JXcID5uoUD0ZR5BiuoRv6gvs6rTrvg1wqwPyVUOjAgHthwLOfPHaKXDhIi3zmh2HJ7AAtl7y7S2sg== X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 0f49296c-4d26-4d43-8207-08da21f8b5e9 X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB4688.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 19 Apr 2022 11:35:31.5494 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: G7+YX9tv2GORL7uoJ1MagzzIrUt4k/OhHwM3tUKUDZ6kPjljLuNqnMw0dFav2lVb8vieKJrdPp1a5ee9lRd20Q== X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR04MB3054 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220419_043537_085995_C1744222 X-CRM114-Status: GOOD ( 16.06 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org From: Jacky Bai The i.MX8DXL is a device targeting the automotive and industrial market segments. The flexibility of the architecture allows for use in a wide variety of general embedded applications. The chip is designed to achieve both high performance and low power consumption. The chip relies on the power efficient dual (2x) Cortex-A35 cluster. Add the reserved memory node property for dsp reserved memory, the wakeup-irq property for SCU node, the rpmsg and the cm4 rproc support. Signed-off-by: Jacky Bai Signed-off-by: Abel Vesa --- arch/arm64/boot/dts/freescale/imx8dxl.dtsi | 241 +++++++++++++++++++++ 1 file changed, 241 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8dxl.dtsi diff --git a/arch/arm64/boot/dts/freescale/imx8dxl.dtsi b/arch/arm64/boot/dts/freescale/imx8dxl.dtsi new file mode 100644 index 000000000000..716caac1cfe7 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8dxl.dtsi @@ -0,0 +1,241 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2019-2021 NXP + */ + +#include +#include +#include +#include +#include +#include +#include + +/ { + interrupt-parent = <&gic>; + #address-cells = <2>; + #size-cells = <2>; + + aliases { + ethernet0 = &fec1; + ethernet1 = &eqos; + gpio0 = &lsio_gpio0; + gpio1 = &lsio_gpio1; + gpio2 = &lsio_gpio2; + gpio3 = &lsio_gpio3; + gpio4 = &lsio_gpio4; + gpio5 = &lsio_gpio5; + gpio6 = &lsio_gpio6; + gpio7 = &lsio_gpio7; + i2c2 = &i2c2; + i2c3 = &i2c3; + mmc0 = &usdhc1; + mmc1 = &usdhc2; + mu1 = &lsio_mu1; + serial0 = &lpuart0; + serial1 = &lpuart1; + serial2 = &lpuart2; + serial3 = &lpuart3; + }; + + cpus: cpus { + #address-cells = <2>; + #size-cells = <0>; + + /* We have 1 cluster with 2 Cortex-A35 cores */ + A35_0: cpu@0 { + device_type = "cpu"; + compatible = "arm,cortex-a35"; + reg = <0x0 0x0>; + enable-method = "psci"; + next-level-cache = <&A35_L2>; + clocks = <&clk IMX_SC_R_A35 IMX_SC_PM_CLK_CPU>; + #cooling-cells = <2>; + operating-points-v2 = <&a35_opp_table>; + }; + + A35_1: cpu@1 { + device_type = "cpu"; + compatible = "arm,cortex-a35"; + reg = <0x0 0x1>; + enable-method = "psci"; + next-level-cache = <&A35_L2>; + clocks = <&clk IMX_SC_R_A35 IMX_SC_PM_CLK_CPU>; + #cooling-cells = <2>; + operating-points-v2 = <&a35_opp_table>; + }; + + A35_L2: l2-cache0 { + compatible = "cache"; + }; + }; + + a35_opp_table: opp-table { + compatible = "operating-points-v2"; + opp-shared; + + opp-900000000 { + opp-hz = /bits/ 64 <900000000>; + opp-microvolt = <1000000>; + clock-latency-ns = <150000>; + }; + + opp-1200000000 { + opp-hz = /bits/ 64 <1200000000>; + opp-microvolt = <1100000>; + clock-latency-ns = <150000>; + opp-suspend; + }; + }; + + reserved-memory { + #address-cells = <2>; + #size-cells = <2>; + ranges; + + dsp_reserved: dsp@92400000 { + reg = <0 0x92400000 0 0x2000000>; + no-map; + }; + }; + + gic: interrupt-controller@51a00000 { + compatible = "arm,gic-v3"; + reg = <0x0 0x51a00000 0 0x10000>, /* GIC Dist */ + <0x0 0x51b00000 0 0xc0000>; /* GICR (RD_base + SGI_base) */ + #interrupt-cells = <3>; + interrupt-controller; + interrupts = ; + }; + + pmu { + compatible = "arm,armv8-pmuv3"; + interrupts = ; + }; + + psci { + compatible = "arm,psci-1.0"; + method = "smc"; + }; + + scu { + compatible = "fsl,imx-scu"; + mbox-names = "tx0", + "rx0", + "gip3"; + mboxes = <&lsio_mu1 0 0 + &lsio_mu1 1 0 + &lsio_mu1 3 3>; + + pd: imx8dxl-pd { + compatible = "fsl,imx8dxl-scu-pd", "fsl,scu-pd"; + #power-domain-cells = <1>; + }; + + clk: clock-controller { + compatible = "fsl,imx8dxl-clk", "fsl,scu-clk"; + #clock-cells = <2>; + clocks = <&xtal32k &xtal24m>; + clock-names = "xtal_32KHz", "xtal_24Mhz"; + }; + + iomuxc: pinctrl { + compatible = "fsl,imx8dxl-iomuxc"; + }; + + ocotp: imx8qx-ocotp { + compatible = "fsl,imx8dxl-scu-ocotp", "fsl,imx8qxp-scu-ocotp"; + #address-cells = <1>; + #size-cells = <1>; + + fec_mac0: mac@2c4 { + reg = <0x2c4 6>; + }; + + fec_mac1: mac@2c6 { + reg = <0x2c6 6>; + }; + }; + + watchdog { + compatible = "fsl,imx-sc-wdt"; + timeout-sec = <60>; + }; + + tsens: thermal-sensor { + compatible = "fsl,imx-sc-thermal"; + #thermal-sensor-cells = <1>; + }; + }; + + timer { + compatible = "arm,armv8-timer"; + interrupts = , /* Physical Secure */ + , /* Physical Non-Secure */ + , /* Virtual */ + ; /* Hypervisor */ + }; + + thermal_zones: thermal-zones { + cpu-thermal0 { + polling-delay-passive = <250>; + polling-delay = <2000>; + thermal-sensors = <&tsens IMX_SC_R_SYSTEM>; + + trips { + cpu_alert0: trip0 { + temperature = <107000>; + hysteresis = <2000>; + type = "passive"; + }; + + cpu_crit0: trip1 { + temperature = <127000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + + cooling-maps { + map0 { + trip = <&cpu_alert0>; + cooling-device = + <&A35_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&A35_1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; + }; + }; + }; + }; + + clk_dummy: clock-dummy { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <0>; + clock-output-names = "clk_dummy"; + }; + + xtal32k: clock-xtal32k { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <32768>; + clock-output-names = "xtal_32KHz"; + }; + + xtal24m: clock-xtal24m { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <24000000>; + clock-output-names = "xtal_24MHz"; + }; + + /* sorted in register address */ + #include "imx8-ss-adma.dtsi" + #include "imx8-ss-conn.dtsi" + #include "imx8-ss-ddr.dtsi" + #include "imx8-ss-lsio.dtsi" +}; + +#include "imx8dxl-ss-adma.dtsi" +#include "imx8dxl-ss-conn.dtsi" +#include "imx8dxl-ss-lsio.dtsi" +#include "imx8dxl-ss-ddr.dtsi"