From patchwork Wed Jun 1 22:56:51 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: William Zhang X-Patchwork-Id: 12867387 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 6DF2CC43334 for ; Wed, 1 Jun 2022 22:58:54 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:Content-Type: List-Subscribe:List-Help:List-Post:List-Archive:List-Unsubscribe:List-Id: MIME-Version:References:In-Reply-To:Message-Id:Date:Subject:Cc:To:From: Reply-To:Content-Transfer-Encoding:Content-ID:Content-Description:Resent-Date :Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=0yc3ymp9jzG3Mt9cqkj5lnoRRfH1heeNs3NelMYpK1g=; b=igdEwRF871M5I9DOFhZfgcHRby 6cvUhV9eEMQMiF4iK1eg6mMQyw17NaMTlwvAnk0xcpxmBRSio2EmWQThtbWhygXRNTBvVgtdQgTIa kLL++WbX6qm8ZVgHTFcSHgBekuqISdDsyX7xRa2GyjBiWY+g7+iOQ/SAXN1NzBb8uy0BxJK7uhl7f B14n0AU7w9tc80rKtx0kwGwEG2EJ1IPsZ8Z8jXXDk0nfH5DpM+HZnHeChjxGtXoDeT+I1AQdTMe/J Ctb9t2vzsFoOZQB8/aqMBTD5BdYxRnKA19+cd61MgA74wTcmnp4aIIuxl4FsmbvMXnQwIsyQAECAg 96TJYTeQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1nwXHc-000ilU-SL; Wed, 01 Jun 2022 22:57:45 +0000 Received: from mail-pj1-x1031.google.com ([2607:f8b0:4864:20::1031]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1nwXHL-000ifY-Dv for linux-arm-kernel@lists.infradead.org; Wed, 01 Jun 2022 22:57:29 +0000 Received: by mail-pj1-x1031.google.com with SMTP id nn3-20020a17090b38c300b001e0e091cf03so4705903pjb.1 for ; Wed, 01 Jun 2022 15:57:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=broadcom.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version; bh=wYoBNDPaypP9a7qRRkqh9w0gxQkVKhmcJ1egs7ZAdGo=; b=UfQGcBTPsoeCItiUPvFUWY/atC8W/WOV3+38oSrZaR8qybgKe3kOu7iM78pyia4HTh pgq7J7HnHYiUMHAvIU/kxVlyCDD1byCIjcM62gCcrQ0YMOGOlUfHLPomKAFDVzsGNJ9x qPp/OayNQRPFrDh3B8wORMAJMz/Rzp/3FbzIE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version; bh=wYoBNDPaypP9a7qRRkqh9w0gxQkVKhmcJ1egs7ZAdGo=; b=dpHskXMpnKbVWK8b1eEXbe1tWRM2DBlVAuU87jxewWbRt1JnGrHX7PFudU2EKOgy0U c6H+N3vlwunf2Yt0CN4bnY7lJnbv0uYX9rabcE6vjbnGrOYuc5bfvDsYhTrpJddn4ynx 47wUr61z2BIOstBydmsqRJEUMUnd6i7pyCnU9hm0AZwwyiLnzTYx6tRqj1eRdSXPhucU yi2haZ72AjmCH0Nxv8mtekgqNEBpk60UyjU1pHoDK3cirQY+W51Khv2bHcuQNsBk1nXl id7MmHhFo1a6AtquDY0VP5yjnquuDh/NiT18+DuckEn5rp3ei8eg0mvhR/vLlu9eG9AT 2yJA== X-Gm-Message-State: AOAM531AZi+6IbWWyMuAJ3p2US2l6hoGdL7gAhgCge+sXzdfaXu3LuHz cnke9ShKKcV2i4gBO3Ryrj9FNBcSivgrDQSACc0N8AOTo0nR9PprN8B7i4N028pxjb/8S7ZG7KB SlOKZ3s+dIV4JsSkaWlnmIaJgEVKnzPpRqraCHaP8SOoJVblh49j1/3yMi4LYpDYekrZXnvjoTz Ihc6f1lh8NoQkcvmAw4PE= X-Google-Smtp-Source: ABdhPJwQ1oT032BqWY4fza0GCBhAg4hL4V2dRGQwjWIB3EX2lKXMEyjBTIK2Vw3PICgHJBSVGdX2uw== X-Received: by 2002:a17:902:da90:b0:163:f654:ee7b with SMTP id j16-20020a170902da9000b00163f654ee7bmr1689357plx.27.1654124245457; Wed, 01 Jun 2022 15:57:25 -0700 (PDT) Received: from T3500-3.dhcp.broadcom.net ([192.19.223.252]) by smtp.gmail.com with ESMTPSA id k8-20020a170902d58800b001641244d051sm1999738plh.257.2022.06.01.15.57.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 01 Jun 2022 15:57:24 -0700 (PDT) From: William Zhang To: Linux ARM List , Broadcom Kernel List Cc: joel.peshkin@broadcom.com, tomer.yacoby@broadcom.com, kursad.oney@broadcom.com, philippe.reynes@softathome.com, dan.beygelman@broadcom.com, samyon.furman@broadcom.com, anand.gore@broadcom.com, florian.fainelli@broadcom.com, William Zhang , Florian Fainelli , Krzysztof Kozlowski , Nicolas Saenz Julienne , Rob Herring , Stefan Wahren , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 3/5] arm64: dts: add dts files for bcmbca soc 63158 Date: Wed, 1 Jun 2022 15:56:51 -0700 Message-Id: <20220601225654.18519-4-william.zhang@broadcom.com> X-Mailer: git-send-email 2.36.1 In-Reply-To: <20220601225654.18519-1-william.zhang@broadcom.com> References: <20220601225654.18519-1-william.zhang@broadcom.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220601_155727_531184_C6D46C02 X-CRM114-Status: GOOD ( 19.90 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add dts for ARMv8 based broadband SoC BCM63158. bcm63158.dtsi is the SoC description dts header and bcm963158.dts is a simple dts file for Broadcom BCM963158 Reference board that only enable the UART port. Signed-off-by: William Zhang --- Changes in v2: - Change internal bus address and size cells from 2 to 1 - Fix pmu compatible string - Remove unnecessary cpu_on and cpu_off properties from psci node - Add the missing gic registers and interrupts property to gic node arch/arm64/boot/dts/broadcom/Makefile | 1 + arch/arm64/boot/dts/broadcom/bcmbca/Makefile | 2 + .../boot/dts/broadcom/bcmbca/bcm63158.dtsi | 128 ++++++++++++++++++ .../boot/dts/broadcom/bcmbca/bcm963158.dts | 30 ++++ 4 files changed, 161 insertions(+) create mode 100644 arch/arm64/boot/dts/broadcom/bcmbca/Makefile create mode 100644 arch/arm64/boot/dts/broadcom/bcmbca/bcm63158.dtsi create mode 100644 arch/arm64/boot/dts/broadcom/bcmbca/bcm963158.dts diff --git a/arch/arm64/boot/dts/broadcom/Makefile b/arch/arm64/boot/dts/broadcom/Makefile index 5082fcd1fea5..e8584d3b698f 100644 --- a/arch/arm64/boot/dts/broadcom/Makefile +++ b/arch/arm64/boot/dts/broadcom/Makefile @@ -9,5 +9,6 @@ dtb-$(CONFIG_ARCH_BCM2835) += bcm2711-rpi-400.dtb \ bcm2837-rpi-zero-2-w.dtb subdir-y += bcm4908 +subdir-y += bcmbca subdir-y += northstar2 subdir-y += stingray diff --git a/arch/arm64/boot/dts/broadcom/bcmbca/Makefile b/arch/arm64/boot/dts/broadcom/bcmbca/Makefile new file mode 100644 index 000000000000..d5f89245336c --- /dev/null +++ b/arch/arm64/boot/dts/broadcom/bcmbca/Makefile @@ -0,0 +1,2 @@ +# SPDX-License-Identifier: GPL-2.0 +dtb-$(CONFIG_ARCH_BCMBCA) += bcm963158.dtb diff --git a/arch/arm64/boot/dts/broadcom/bcmbca/bcm63158.dtsi b/arch/arm64/boot/dts/broadcom/bcmbca/bcm63158.dtsi new file mode 100644 index 000000000000..13629702f70b --- /dev/null +++ b/arch/arm64/boot/dts/broadcom/bcmbca/bcm63158.dtsi @@ -0,0 +1,128 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2022 Broadcom Ltd. + */ + +#include +#include + +/ { + compatible = "brcm,bcm63158", "brcm,bcmbca"; + #address-cells = <2>; + #size-cells = <2>; + + interrupt-parent = <&gic>; + + cpus { + #address-cells = <2>; + #size-cells = <0>; + + B53_0: cpu@0 { + compatible = "brcm,brahma-b53"; + device_type = "cpu"; + reg = <0x0 0x0>; + next-level-cache = <&L2_0>; + enable-method = "psci"; + }; + + B53_1: cpu@1 { + compatible = "brcm,brahma-b53"; + device_type = "cpu"; + reg = <0x0 0x1>; + next-level-cache = <&L2_0>; + enable-method = "psci"; + }; + + B53_2: cpu@2 { + compatible = "brcm,brahma-b53"; + device_type = "cpu"; + reg = <0x0 0x2>; + next-level-cache = <&L2_0>; + enable-method = "psci"; + }; + + B53_3: cpu@3 { + compatible = "brcm,brahma-b53"; + device_type = "cpu"; + reg = <0x0 0x3>; + next-level-cache = <&L2_0>; + enable-method = "psci"; + }; + + L2_0: l2-cache0 { + compatible = "cache"; + }; + }; + + timer { + compatible = "arm,armv8-timer"; + interrupts = , + , + , + ; + }; + + pmu: pmu { + compatible = "arm,cortex-a53-pmu"; + interrupts = , + , + , + ; + interrupt-affinity = <&B53_0>, <&B53_1>, + <&B53_2>, <&B53_3>; + }; + + clocks: clocks { + periph_clk: periph-clk { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <200000000>; + }; + uart_clk: uart-clk { + compatible = "fixed-factor-clock"; + #clock-cells = <0>; + clocks = <&periph_clk>; + clock-div = <4>; + clock-mult = <1>; + }; + }; + + psci { + compatible = "arm,psci-0.2"; + method = "smc"; + }; + + axi@81000000 { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x0 0x81000000 0x8000>; + + gic: interrupt-controller@1000 { + compatible = "arm,gic-400"; + #interrupt-cells = <3>; + interrupt-controller; + interrupts = ; + reg = <0x1000 0x1000>, + <0x2000 0x2000>, + <0x4000 0x2000>, + <0x6000 0x2000>; + }; + }; + + bus@ff800000 { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x0 0xff800000 0x800000>; + + uart0: serial@12000 { + compatible = "arm,pl011", "arm,primecell"; + reg = <0x12000 0x1000>; + interrupts = ; + clocks = <&uart_clk>, <&uart_clk>; + clock-names = "uartclk", "apb_pclk"; + status = "disabled"; + }; + }; +}; diff --git a/arch/arm64/boot/dts/broadcom/bcmbca/bcm963158.dts b/arch/arm64/boot/dts/broadcom/bcmbca/bcm963158.dts new file mode 100644 index 000000000000..eba07e0b1ca6 --- /dev/null +++ b/arch/arm64/boot/dts/broadcom/bcmbca/bcm963158.dts @@ -0,0 +1,30 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2022 Broadcom Ltd. + */ + +/dts-v1/; + +#include "bcm63158.dtsi" + +/ { + model = "Broadcom BCM963158 Reference Board"; + compatible = "brcm,bcm963158", "brcm,bcm63158", "brcm,bcmbca"; + + aliases { + serial0 = &uart0; + }; + + chosen { + stdout-path = "serial0:115200n8"; + }; + + memory@0 { + device_type = "memory"; + reg = <0x0 0x0 0x0 0x08000000>; + }; +}; + +&uart0 { + status = "okay"; +};