From patchwork Wed Aug 17 14:35:27 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 12945994 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 702F6C28B2B for ; Wed, 17 Aug 2022 14:37:56 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=Yf3xZXnBR19Ia+nPjdmUNDTpsKIVfkzrHmucTWnhIiY=; b=fFcRaoAK1v+R1g lGuJW/7oLJTqQmobk5OsZfEui1AdBkA5QcW5JK3bPznxvvHURZOjC9iGmDZiGawfxhxAi7/rWhC9J UaHr4ACPQ+MXqOqz2lghiOodfWX8dT/PqmAIXoN+IyVzJV6fOo4KNwh2xgd/BeASpPeFlgZIA/JF0 KlEOGpwNTNfvU10j6M6t0/8MGd7tzTMbh3C/8lXbss5l8aqj4rggMuYsIjpokfzp1xQcGqowEbhiO SgsA2JeXNGcIu1SjvRWLd1LH6pAafPqfrKZYW9G/TOJlEaosvymVKIs3neM2RRQIq2fnJhnGP7+DG 1gcNfyCTw5N3zUZrUGBQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1oOKA0-002tFo-N7; Wed, 17 Aug 2022 14:36:44 +0000 Received: from mail-ed1-x52b.google.com ([2a00:1450:4864:20::52b]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1oOK9y-002tCw-DQ for linux-arm-kernel@lists.infradead.org; Wed, 17 Aug 2022 14:36:43 +0000 Received: by mail-ed1-x52b.google.com with SMTP id x21so17762132edd.3 for ; Wed, 17 Aug 2022 07:36:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc; bh=44iy7ssOSOFDHgG+aTzhL/TF56VP+7fbMIq0O0tw95M=; b=kNgAFIpeBNzIEIzbFVEhGVNc7KO9HKliCbkHTpz445TVm6Yny6hJV+Wih/0fAv4Bqj KuH7uUi42qxCwJIZBJVlADidAlLgT3c6Air0Y6H/EOzGU6fHZvTmVRGluRGRFCZ3fWVb R1IyQ33PnDOl9yt+WqeiOkgpjILvoB8gy5kc4= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc; bh=44iy7ssOSOFDHgG+aTzhL/TF56VP+7fbMIq0O0tw95M=; b=xJtGcPMjfVCwWzivIW0cFlNA0r9cjSwWvY1dr2jAfhrEinZshruTXDHsvvTztEGKD9 9UBW18cILuGELZgdUIUUKtpyUu/D8uZ3l3rDjnn5olYs2pLMTIxRIVfFv9YP+oD1ZFub QnK0XLIEO8cuIC1NIALOTf9eXAzBNfDYdWv2tmptv+8Bm/QBSjM62ThAY9Byiw9rAzoY qP+FjIqfrGwwPnjLBUmIQMlDwULVNKAwXZ5gd8mbWmQ+rSxBpeVfvvP++xuHdp+I9hjz UH0NwAbMoMMepR8d0eV0VPAJVGtdKroB5Tqu3m/mzBTZH7fC5FKuBUqqTExHSMc9DWGy m46g== X-Gm-Message-State: ACgBeo1s0TftRAJkMteRhgq7PumO9/e0HbhQ1WBzEqwPSRoEmjbHgoZO 6nK+NziIfCKUYQ6+lNCa8xYYRQ== X-Google-Smtp-Source: AA6agR5dD/OGPPqsyDoIs+k9yiUHOrfw19O6SnqvGaolDfVmzq9NpxN/wYeQERg8C3RzotAFaDH/cg== X-Received: by 2002:a05:6402:10d2:b0:445:d9ee:fc19 with SMTP id p18-20020a05640210d200b00445d9eefc19mr2920832edu.81.1660746997217; Wed, 17 Aug 2022 07:36:37 -0700 (PDT) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-79-31-31-9.retail.telecomitalia.it. [79.31.31.9]) by smtp.gmail.com with ESMTPSA id o9-20020aa7c7c9000000b0043cab10f702sm10711982eds.90.2022.08.17.07.36.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 17 Aug 2022 07:36:36 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: Alexandre Torgue , Amarula patchwork , michael@amarulasolutions.com, Marc Kleine-Budde , Dario Binacchi , Dario Binacchi , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [RFC PATCH 2/4] ARM: dts: stm32: add CAN support on stm32f429 Date: Wed, 17 Aug 2022 16:35:27 +0200 Message-Id: <20220817143529.257908-3-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220817143529.257908-1-dario.binacchi@amarulasolutions.com> References: <20220817143529.257908-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220817_073642_512897_C712C0FE X-CRM114-Status: GOOD ( 11.53 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add support for bxcan (Basic eXtended CAN controller) to STM32F429. The chip contains two CAN peripherals, CAN1 the master and CAN2 the slave, that share some of the required logic like clock and filters. This means that the slave CAN can't be used without the master CAN. Signed-off-by: Dario Binacchi Signed-off-by: Dario Binacchi --- arch/arm/boot/dts/stm32f429.dtsi | 30 ++++++++++++++++++++++++++++++ 1 file changed, 30 insertions(+) diff --git a/arch/arm/boot/dts/stm32f429.dtsi b/arch/arm/boot/dts/stm32f429.dtsi index c31ceb821231..28db387ad5e8 100644 --- a/arch/arm/boot/dts/stm32f429.dtsi +++ b/arch/arm/boot/dts/stm32f429.dtsi @@ -362,6 +362,36 @@ i2c3: i2c@40005c00 { status = "disabled"; }; + can: can@40006400 { + compatible = "st,stm32-bxcan-core"; + reg = <0x40006400 0x800>; + resets = <&rcc STM32F4_APB1_RESET(CAN1)>; + clocks = <&rcc 0 STM32F4_APB1_CLOCK(CAN1)>; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + + can1: can@0 { + compatible = "st,stm32-bxcan"; + reg = <0x0>; + interrupts = <19>, <20>, <21>, <22>; + interrupt-names = "tx", "rx0", "rx1", "sce"; + resets = <&rcc STM32F4_APB1_RESET(CAN1)>; + master; + status = "disabled"; + }; + + can2: can@400 { + compatible = "st,stm32-bxcan"; + reg = <0x400>; + interrupts = <63>, <64>, <65>, <66>; + interrupt-names = "tx", "rx0", "rx1", "sce"; + resets = <&rcc STM32F4_APB1_RESET(CAN2)>; + clocks = <&rcc 0 STM32F4_APB1_CLOCK(CAN2)>; + status = "disabled"; + }; + }; + dac: dac@40007400 { compatible = "st,stm32f4-dac-core"; reg = <0x40007400 0x400>;