From patchwork Thu Oct 13 13:18:35 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexander Stein X-Patchwork-Id: 13005979 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 23112C433FE for ; Thu, 13 Oct 2022 13:20:16 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=8MDUQqL3gftCPxzEHrlPzeMprMpfpfyaNMcSzm9CgoE=; b=1fUX7Y8kfpMUEm SN5MAW/cD2uSqjdSXK4+jNBS9AZEkc0OrH+e4Ede3ZeaABfrmOnd55BqMciScimuRDroIFnVHysD5 NyaBJ0t4fpAyQWe3gKBj6AM54aR1eDW89/J2fXV+ZV8Qr1VLhl3ajHnP8TKl8SK9FCI0Tv6+vYTrK PMiWcbpRF3UHbFYXb4XsomL2zfTTanLKBrOtsiyceRY98HlIe7YeYhlq6eOi3D5NXZTC961B58PCt Jbc0g+xuBP/1VzHzGn8Z/GJL5kRdXlbfSDsarPjfzXmQ4WOPJ5ScyykaOk5JE/KVpqbkjzyYZS7BZ jvIzLZnyYUG3oUMAez0g==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1oiy79-00BoO8-9m; Thu, 13 Oct 2022 13:19:07 +0000 Received: from mx1.tq-group.com ([93.104.207.81]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1oiy76-00BoN7-Cy for linux-arm-kernel@lists.infradead.org; Thu, 13 Oct 2022 13:19:05 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tq-group.com; i=@tq-group.com; q=dns/txt; s=key1; t=1665667144; x=1697203144; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=G3oHLugWLky0csD+inQW1HPD0hUDCdDKmAGzQ9GFoOY=; b=mr/HyhLLVqkyH30ANQXozLBSzZYd7DOhAJ9vp5Sw6LmYRc/OHY660Wb5 yVBcULO/gN2TUn54SSZfV7KxuETX11pjYfoPnI6IfcnA7UBpkOxbr423d OtnulEwgmdx9gLH8duq5vpW+xDsX53bpP7wHjT9AK7DdekDAV5luLKwti J6s1Nd4X/2vhgSg6GBPd3+fXz3JyYZ/h+zyTRgjfha+DoZGl6HOvE83Xh VqUXXLOuBt5TOSCeOKL2upTl1oLE7kwwcaZsceA0lPaY8ppHIjeoOMxrG 3bNzp0RUrGqN4/gq+GiALfk6DO19htv+MMHOaJkAjuM278/USIyWx4pHl A==; X-IronPort-AV: E=Sophos;i="5.95,180,1661810400"; d="scan'208";a="26736847" Received: from unknown (HELO tq-pgp-pr1.tq-net.de) ([192.168.6.15]) by mx1-pgp.tq-group.com with ESMTP; 13 Oct 2022 15:19:02 +0200 Received: from mx1.tq-group.com ([192.168.6.7]) by tq-pgp-pr1.tq-net.de (PGP Universal service); Thu, 13 Oct 2022 15:19:02 +0200 X-PGP-Universal: processed; by tq-pgp-pr1.tq-net.de on Thu, 13 Oct 2022 15:19:02 +0200 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tq-group.com; i=@tq-group.com; q=dns/txt; s=key1; t=1665667142; x=1697203142; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=G3oHLugWLky0csD+inQW1HPD0hUDCdDKmAGzQ9GFoOY=; b=mxPKZjGxVzFAMHIkc0anQdf4mWkEWBe44TF7lIqvSL7jvp+fRSuhb8TV 7S1EBl4/wd1J3I7oWShD1nYH7zbCeQNuug0SufOD8k/dqCV5Fl6Zd5fbz dcmsTg+YBQEu+RmgQMLTLbX14MjHARKxfqyBoaIFwMK73M7gUp5jrqR0l Zgzfm/3qdiPDRwisAIa1DCTC3iOGuS7YXQGt9jkAUNyll3P1rGL20o0x3 3lP/RUMWfIlvdOhYB2ZLrjv7PVHEIcUa7/atQDo1JTOzG68LQOuwc6zbf L9CiUKKWFRSmUkgTynKxtmElBgSroyPdVeR7lAFCgB+G4jFErMSDpbsci Q==; X-IronPort-AV: E=Sophos;i="5.95,180,1661810400"; d="scan'208";a="26736846" Received: from vtuxmail01.tq-net.de ([10.115.0.20]) by mx1.tq-group.com with ESMTP; 13 Oct 2022 15:19:02 +0200 Received: from steina-w.tq-net.de (unknown [10.123.53.21]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)) (No client certificate requested) by vtuxmail01.tq-net.de (Postfix) with ESMTPSA id 7544A280056; Thu, 13 Oct 2022 15:19:02 +0200 (CEST) From: Alexander Stein To: Abel Vesa , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Shawn Guo , Sascha Hauer , Fabio Estevam Cc: Alexander Stein , Pengutronix Kernel Team , NXP Linux Team , Anson Huang , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH 1/5] ARM: dts: imx6qdl: add clocks to clock controller node Date: Thu, 13 Oct 2022 15:18:35 +0200 Message-Id: <20221013131839.1365394-2-alexander.stein@ew.tq-group.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221013131839.1365394-1-alexander.stein@ew.tq-group.com> References: <20221013131839.1365394-1-alexander.stein@ew.tq-group.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20221013_061904_759469_7E365C1F X-CRM114-Status: GOOD ( 12.70 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add missing anaclk clocks and needed labels for the existing clocks. Signed-off-by: Alexander Stein --- arch/arm/boot/dts/imx6qdl.dtsi | 22 +++++++++++++++++++--- 1 file changed, 19 insertions(+), 3 deletions(-) diff --git a/arch/arm/boot/dts/imx6qdl.dtsi b/arch/arm/boot/dts/imx6qdl.dtsi index 1a4b299815ca..e357ee2df779 100644 --- a/arch/arm/boot/dts/imx6qdl.dtsi +++ b/arch/arm/boot/dts/imx6qdl.dtsi @@ -54,23 +54,35 @@ aliases { }; clocks { - ckil { + ckil: ckil { compatible = "fixed-clock"; #clock-cells = <0>; clock-frequency = <32768>; }; - ckih1 { + ckih1: ckih1 { compatible = "fixed-clock"; #clock-cells = <0>; clock-frequency = <0>; }; - osc { + osc: osc { compatible = "fixed-clock"; #clock-cells = <0>; clock-frequency = <24000000>; }; + + anaclk1: anaclk1 { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <0>; + }; + + anaclk2: anaclk2 { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <0>; + }; }; ldb: ldb { @@ -686,6 +698,10 @@ clks: clock-controller@20c4000 { interrupts = <0 87 IRQ_TYPE_LEVEL_HIGH>, <0 88 IRQ_TYPE_LEVEL_HIGH>; #clock-cells = <1>; + clocks = <&osc>, <&ckil>, <&ckih1>, + <&anaclk1>, <&anaclk2>; + clock-names = "osc", "ckil", "ckih1", + "anaclk1", "anaclk2"; }; anatop: anatop@20c8000 {