From patchwork Thu Oct 20 09:41:06 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andy Chiu X-Patchwork-Id: 13012926 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id BA72DC4332F for ; Thu, 20 Oct 2022 09:46:16 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=99gz4SUekcYl/uAKKmLsHD48jJSjd6MzquC4Hn4JF4o=; b=BXj7JTgyCjKTyF aHdEfOGNBn9yqj8GQ+FTDli0w52Sms0IMFhSVSqbMmL0fdj5iYu/QK1ijouWaxHJAVIcWVWsc1fK1 8493ic45VKeIIP2uibN5enof3QoAHapt+6lceTRIK7ISqO0pK2lt6wtugKQWN4aavZZ3fQkROsfVL OzlFj4mtWch7/v6Y8hOIhiUrrwhimUk12YDiTc2MuXViSveEBPuhujYkxtMc/slNRUgLRtjfBKSWa XIWgK7HkvV+TvIJuyVVJdfPP38jtlcNHnETkI8QMY5v5OYY04aJQCtY2tO7SJXiRITxBKZHjcb2XP w8EumETZyIzPxaUXfy1A==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1olS6e-00D84q-Gz; Thu, 20 Oct 2022 09:44:53 +0000 Received: from mail-pj1-x1036.google.com ([2607:f8b0:4864:20::1036]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1olS3D-00D63K-VD for linux-arm-kernel@lists.infradead.org; Thu, 20 Oct 2022 09:41:21 +0000 Received: by mail-pj1-x1036.google.com with SMTP id t10-20020a17090a4e4a00b0020af4bcae10so2526550pjl.3 for ; Thu, 20 Oct 2022 02:41:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=lu/Q+My0d0ZJp0MXkrJy5vys7anyhTLA0nDtYHB/OvM=; b=MiQBa8dSIOH7lGMIZBxpa/IvxMnz2uilvJw1Kj18eKcdSUsIWkBVa/lrpjUqS0Y8DM 1uI5PcezLwNguOyeofuwoTBlMhNH2MsNh4YkOyYkO9EPls54jmHXADSZ4pa7nwQvMas0 WKGlyFbjrsIDfFUKOrN6Tz8cSZBO7pE+c1GCcxkO++9NCN2AcpezGwB6ZnEs7rfDEyBt cxiEIE1MC8w5qaGkt5kIsvmqNBrDDCv1LYiF7HjmAHYggCkJfuG9sLphm+6QJj51Hxb2 aaIFxNYDxECx94C7eTRy5dWr0QdjTvt5pNkECQy8hRor8ARz8SbT2UML0Tlb+/rXYz0/ DNmw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=lu/Q+My0d0ZJp0MXkrJy5vys7anyhTLA0nDtYHB/OvM=; b=sAok73EntkIg6m8KYpQSTgyMk/mySneHfL2WfF4jvy34eUJy9MU2xyOpHDnvhwpQIA QRsq1/16XQJJrmd3ZH0kt9kvENqcRrHLKxuHnuYpG2ipmTbeopG6KShoOB60q/rP8KoZ YRxE2jqYAAeAN+QzE7d+Esgal3GpZOxD4vD2gyG/otb7u+YK5ywp2Y3lZErM5vMcZVOA /pRXKU5BBQ7fUQk4nBvFnLe0LM3WTZ9ee7HVfM+JrbvPHFO2PNS2WC9eCsKNJCW1uDC9 u9SjCZlfyP+i8bafZ9sePaiYNQaDYgCbtqRmUhpSLx1xAAoITZMd3bYyIB+LFxTUZd5o Xljw== X-Gm-Message-State: ACrzQf3b1vXqWEkKsH+VYwG76OzC4SARF6k9gNIOqfWtwkaBfbs6v8nr b1n+sdT6kSFeD6LoczpZVMw6bA== X-Google-Smtp-Source: AMsMyM5yclQegyW9oOtG584tPYotVoNT59Ds9iM06q8wifMIcgH0xMo6fym+G8TEFKV/xTR+zIOlGg== X-Received: by 2002:a17:90a:e548:b0:211:2c0c:cb74 with SMTP id ei8-20020a17090ae54800b002112c0ccb74mr4631912pjb.69.1666258878720; Thu, 20 Oct 2022 02:41:18 -0700 (PDT) Received: from archlinux.internal.sifive.com (59-124-168-89.hinet-ip.hinet.net. [59.124.168.89]) by smtp.gmail.com with ESMTPSA id o12-20020a170902d4cc00b0016d9d6d05f7sm12425675plg.273.2022.10.20.02.41.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 20 Oct 2022 02:41:18 -0700 (PDT) From: Andy Chiu To: davem@davemloft.net, kuba@kernel.org, michal.simek@xilinx.com, radhey.shyam.pandey@xilinx.com Cc: netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, krzysztof.kozlowski+dt@linaro.org, robh+dt@kernel.org, pabeni@redhat.com, edumazet@google.com, andy.chiu@sifive.com, greentime.hu@sifive.com Subject: [PATCH net-next 2/2] dt-bindings: add mdio frequency description Date: Thu, 20 Oct 2022 17:41:06 +0800 Message-Id: <20221020094106.559266-3-andy.chiu@sifive.com> X-Mailer: git-send-email 2.36.0 In-Reply-To: <20221020094106.559266-1-andy.chiu@sifive.com> References: <20221020094106.559266-1-andy.chiu@sifive.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20221020_024120_043659_2847789A X-CRM114-Status: GOOD ( 11.21 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add a property to set mdio bus frequency at runtime by DT. Signed-off-by: Andy Chiu Reviewed-by: Greentime Hu --- Documentation/devicetree/bindings/net/xilinx_axienet.txt | 3 +++ 1 file changed, 3 insertions(+) diff --git a/Documentation/devicetree/bindings/net/xilinx_axienet.txt b/Documentation/devicetree/bindings/net/xilinx_axienet.txt index 1aa4c6006cd0..d78cf402aa2a 100644 --- a/Documentation/devicetree/bindings/net/xilinx_axienet.txt +++ b/Documentation/devicetree/bindings/net/xilinx_axienet.txt @@ -43,6 +43,9 @@ Optional properties: support both 1000BaseX and SGMII modes. If set, the phy-mode should be set to match the mode selected on core reset (i.e. by the basex_or_sgmii core input line). +- xlnx,mdio-freq: Define the clock frequency of the MDIO bus. If the property + does not pressent on the DT, then the mdio driver would use + the default 2.5 MHz clock, as mentioned on 802.3 spc. - clock-names: Tuple listing input clock names. Possible clocks: s_axi_lite_clk: Clock for AXI register slave interface axis_clk: AXI4-Stream clock for TXD RXD TXC and RXS interfaces