From patchwork Wed Jul 5 10:48:13 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Xu Yang X-Patchwork-Id: 13301949 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 51156C001B0 for ; Wed, 5 Jul 2023 10:45:32 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Message-Id:Date:Subject:Cc :To:From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References: List-Owner; bh=36YuINTRsqSm6znkrPpChNIu7207lT+0Yk3HhObilHs=; b=C9gs704lBCr9KT dI3qLs/LJ/V7pyzWFnj+R8Ctl0UyaJhUpC8kdypXsAn3X+j4EEADOiihRd6FREWucQGbaU4OcqHJw H7KB3mr9y8baKUY5YdqltJgXgh/uL2beYIx1Cs8CX1JgpZ4RGlrJV5OVy9nhHSs6MNs7aBRjiAJor s4c0ZwC+PVqy6QdTAIG8V8A/hluobDhGfVFSX4TkHTgCd0ofTWeusyknhIan7bKETI20FYpHMmIUX 67MDrUw9zN8TgH9dgrwLhcTJdabgMUVomLxcEZsJsYK4Zwe90RCCFil93HFFsOgHgaGVSPHKdriQr sMaH/wn+va/Vl4exTQ/w==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1qH009-00FdEj-2p; Wed, 05 Jul 2023 10:44:49 +0000 Received: from mail-vi1eur04on0605.outbound.protection.outlook.com ([2a01:111:f400:fe0e::605] helo=EUR04-VI1-obe.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1qH007-00FdCU-0p for linux-arm-kernel@lists.infradead.org; Wed, 05 Jul 2023 10:44:48 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=DvHfxm4uhyspV6VvorAezs8LfL7seZA6K6RPTlt2TiIBIFkWvxcyYUY/GX3mL/pg39Mw7xO0FiGd91YdNhR4tfVvlEJ188p4pN2mfhPyuKUj9M7wcTfsjyyrkuWqxKWEIP/S87pyEqWki2ztpePXVcAdcVNHzAIhNdhfIG+cQlMLZDyG59ymVVvWhfesLtEh44WmYfbVO7DcvhjgL9jB/2uBS0oYtng9utndtypHy7bRLhrTgbX9ejnI5sHcuXxkyiy5nDS+NRUUQaXKJbjdlUp534FuUsjt/3qrL2bizisXwEsuWQswC08SWqOF0Mw7cboZLRzIHepSZFLYsSicwQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=JXXe0V62xN5j/E5c1Y7Im64ivy+BReduPt9CjybEOxk=; b=TK5Kbr571MKjpq5yE0Wq6dfbU1zGzcaAAZOcu/rTMaObnPEfSSO0HD2bhjO6S34ZoDqnKe9b+U2K3lOD1gkk0w8dGvkEB0r/N9MGB6bsZY1FuaP1lDng/Ud9/TKmiqDooUmjhNKJto+vDAuLk/ge6z0xtg0UCPxlgLZ28e+8qpl4xksw3xHB7XOCT+RmhpF1Biuy4SW31rR7c2bSKVO9szgfUKhHLPVlKxpfHGzcezKMJEplovLocHS54k1hEU4tlt0kwUpOD7D1fwgHXyJzQy4Mhoy2/3+gx4OvK7VPUpyIi4XQVmmS5bg5EUUKKuNdmKqlRJ+g+NbNF6qHX+qsrA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=JXXe0V62xN5j/E5c1Y7Im64ivy+BReduPt9CjybEOxk=; b=TppwUfq2CydQObjAdGbbWBslnEc+Rm0EZ3yUUgqYTXBZsATRk9uaE1jmPGMJWITGTA7Rc1rEiGCn8X0MynyVuUFnUY1Myc3NHuJAFtcKiBGuHDVjmnWmQ6Vybvpho4Us8oBkmT8HX/30u2X05TivcSCW6SDnQh+AcFNv/ymP8gg= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from DB7PR04MB4505.eurprd04.prod.outlook.com (2603:10a6:5:39::26) by AM9PR04MB8698.eurprd04.prod.outlook.com (2603:10a6:20b:43d::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6565.17; Wed, 5 Jul 2023 10:44:37 +0000 Received: from DB7PR04MB4505.eurprd04.prod.outlook.com ([fe80::f9b0:8c34:e57:92a4]) by DB7PR04MB4505.eurprd04.prod.outlook.com ([fe80::f9b0:8c34:e57:92a4%7]) with mapi id 15.20.6544.024; Wed, 5 Jul 2023 10:44:36 +0000 From: Xu Yang To: Frank.li@nxp.com Cc: will@kernel.org, mark.rutland@arm.com, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, linux-imx@nxp.com, linux-arm-kernel@lists.infradead.org, xu.yang_2@nxp.com Subject: [PATCH 1/3] perf/imx_ddr: speed up overflow frequency of cycle counter Date: Wed, 5 Jul 2023 18:48:13 +0800 Message-Id: <20230705104815.511400-1-xu.yang_2@nxp.com> X-Mailer: git-send-email 2.34.1 X-ClientProxiedBy: SG3P274CA0004.SGPP274.PROD.OUTLOOK.COM (2603:1096:4:be::16) To DB7PR04MB4505.eurprd04.prod.outlook.com (2603:10a6:5:39::26) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DB7PR04MB4505:EE_|AM9PR04MB8698:EE_ X-MS-Office365-Filtering-Correlation-Id: 29ee954a-b759-4d5a-ec1b-08db7d44d399 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: xH/1Pj62pxfvnlM7WhglepdLa/BueEvzDmL1UsbRh7rnja0thFWm7r2LbGFKDhGErsmjEqjVO7rRJHuaJR+l7pyTSsEGP1meWnUSKlqHQNuDroZZX19URw9VjVPr6pKEv2CBxBFuPNAN7Ll8eaC04Jf8J+8H71mxT/t4VYKdgQigY18NZUH+6aV4I2ModYxaa8PGWsLWpHw+aPnn1BX9DIukV6LFMn6s6j3bWPwz0ZR0WzJ87wdLIbtFY/rSm8BAf03m3q6ks7kJhu+UbLiWiA9CXQx0ExPTjvfZiken3lN+oWtvz0cVwEiacLpeSOsuezYZwULp47kY3YMsi7bfe5xOcJHCO4pW8eF+w7pnRizklPebL3F2JdnMsrBLIDE2XO0La9e+aw6QJcHkzpxISnFsAogF9vaBRi6OG1nW6YTCr9EbQL5GPZ0SCA2xNO+lYwrEWL3iO8WNNQxegbGypsIpi9n7/2Hqbh/5gnbSkt1xtSp5KmNYsQri7v4P6vZGdG9jenAM8Z1IhmXx5yTccp0JMtD1pTGiRtVycf6AlInd6K52j8hqw7IqpKZa65n5X5AzCJrN7QZIwRNYmE4RdcjGGwlwULw2kscyrItjJqzQZ9bWvPF1uHDNeteaO/Yo X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DB7PR04MB4505.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230028)(4636009)(396003)(39860400002)(376002)(366004)(346002)(136003)(451199021)(38100700002)(38350700002)(66476007)(66556008)(4326008)(6636002)(66946007)(2616005)(186003)(86362001)(6486002)(52116002)(6666004)(36756003)(6512007)(26005)(6506007)(478600001)(37006003)(1076003)(34206002)(8936002)(8676002)(5660300002)(316002)(2906002)(41300700001)(83380400001);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: 6Z7EG+qkCuyC9TMGbl6AgXKC7kVnX+KTiq09ApWPK8gspiRUN5ceFuUb7dn3Ty/12SS90J7X7uDKVOL2U0qv1c7MrgVuu9R9HIMHu8XuMniV8mWiu0JVT+inlDaZwRc73oK9fHkjshY3LSo0hBb7RZXm6gccVAHUtbUn6cBuAsShaW67zDmTrk4mzOLaZNatTUg+Oo2V9JsB1KN0GqgGQfkx92J0SuAqILM+Q5I+AzR/5hhidlTzDMIpktK9cUCWmzWwPX0lRowQMc3MJXqrA9jSwbMzp1WvKAo+7Z3KCRUcL0Vj+MU4K/2/gxm91+fi1nfwoXz+SR/hu2VmtG+0YPbBLxCnpA+MUK1epYOs8EEMxdNDpsSJnOcXk0JvOfJ/pVqSCz2gj8OaZGqdD7lCsfBsK1zmoeKp9Gi9M4aJ5GVzUOdjjn58NtMWaZIcvx5DwGDTfJI4dNqm/7MeL5m9xRh3iVzZ99IwuNgmigrpN5Kfvb7rVgZW12uqygVe/zt41FhE3sCIgixXJng0TijYSEZN7T/xW9mR6NoAC+qrt5xIRmcVSHAa0McOtGUpq1raMUe7NYy42SV+Pb6t/UPtAxNRAkbHOTFiofaJVQqhR2F+4Y1XmJkyIbMSyxeMG0xfOfwXwNIeQE5TneYzSF8b4YalgWHKJ5WxsjB09kWW+zj3FYmXUT5tvuq+lx7Uu4glz7yPRo9j5Q7Un78CGdjOJF8RYBlg8hx8XQvuDEtmq8SH9hGzVeU4WDKUHDwLv3mgMV81zxnqD+6HhlzXHf48MoHe/tz8Q7r9XA4PqEbLuWX4OCVkV7RQx3yvmcq679jGM8BumRjVQ8c88DswKiSVImA30ry3ez48kWkRHhtawgtHHWHfNuebzeXqqDeSZwdocDAexZTm75T+KFDj6a44Ef1jjrwXKaoitLgvSYo0GsR5PERpkj+xmg2ycxnO5i8e5sgDrMgkab1+hhgdlRN1s9fB25XrY5qR9A0hphuu0Kvv/dCBZ4fgnU9lMshdymNRwzTv8xc+E+hhpb6nn2dlQ5IUzcb2dBGb+P7c2MwI9cL2aLB3uak7u+Rfv3OvOJXyspSfsjF0X/7FYoPw8oFOEB+XNH1raTAdYlpUELQNh3pdyBh7PQYHU6E68SuD3e9mqPmaMKar6MEcG+ywFuZ6dgYcJ0IESr0kdO5RWLTfM5xiMq/cZZxP/S+Q3kWslwypZefiTSvMDQydFWkvJFvX9VgU1SUbFbedTnGZpCOpBT4w1QXDlujQi7KbaIJil7fAYv6+MvpZy3q4Obw0q6D3OiZIcuQb8a7lqSyCjEZrAJ2jb2+kUKsclJwsm9HDv7ats3IXE7Xx2kmKbgjFsIchBuIrq6mtSUQZR3qObCutM8fqVylkNbAgdqiBF8RvMh1Nc1JRRv3bhA0Fy2Or4/aGGgOLUE2RAx7y1JuqFT0iLkvGDOb7uUhIcVSLf5lBsGyJFbEWQ0w6Xh4ALXiaUSSSsCFOdZu8Rq1d0i+sjLi7f/MIj+FitlyyRosuYHGQ2NQ1uHYrtGlHyG94/GYexeiorF46MuLikB6QK2dcVU0zGmIghVk1wrUfKWb0yB7refD/ X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 29ee954a-b759-4d5a-ec1b-08db7d44d399 X-MS-Exchange-CrossTenant-AuthSource: DB7PR04MB4505.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 05 Jul 2023 10:44:36.6085 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: NV+IwCcaPCgN+hMwrWMsjUDHVPrC/AjNoYQJyy/shtXtJpLN4SqyNqX2Hx9P0WmLxbcqbNwOOFi/kYseC5Eg+A== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM9PR04MB8698 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230705_034447_319538_3F96A15D X-CRM114-Status: GOOD ( 11.26 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org For i.MX8MP, we cannot ensure that cycle counter overflow occurs at least 4 times as often as other events. Due to byte counters will count for any event configured, it will overflow more often. And if byte counters overflow that related counters would stop since they share the COUNTER_CNTL. We can speed up cycle counter overflow frequency by setting counter parameter (CP) field of cycle counter. In this way, we can avoid stop counting byte counters when interrupt didn't come and the byte counters can be fetched or updated from each cycle counter overflow interrupt. Signed-off-by: Xu Yang --- drivers/perf/fsl_imx8_ddr_perf.c | 16 ++++++++++++++++ 1 file changed, 16 insertions(+) diff --git a/drivers/perf/fsl_imx8_ddr_perf.c b/drivers/perf/fsl_imx8_ddr_perf.c index 5222ba1e79d0..cc7693f49950 100644 --- a/drivers/perf/fsl_imx8_ddr_perf.c +++ b/drivers/perf/fsl_imx8_ddr_perf.c @@ -28,6 +28,8 @@ #define CNTL_CLEAR_MASK 0xFFFFFFFD #define CNTL_OVER_MASK 0xFFFFFFFE +#define CNTL_CP_SHIFT 16 +#define CNTL_CP_MASK (0xFF << CNTL_CP_SHIFT) #define CNTL_CSV_SHIFT 24 #define CNTL_CSV_MASK (0xFFU << CNTL_CSV_SHIFT) @@ -427,6 +429,20 @@ static void ddr_perf_counter_enable(struct ddr_pmu *pmu, int config, writel(0, pmu->base + reg); val = CNTL_EN | CNTL_CLEAR; val |= FIELD_PREP(CNTL_CSV_MASK, config); + + /* + * Workaround for i.MX8MP: + * Common counters and byte counters share the same COUNTER_CNTL, + * and byte counters could overflow before cycle counter. Need set + * counter parameter(CP) of cycle counter to give it initial value + * which can speed up cycle counter overflow frequency. + */ + if ((pmu->devtype_data->quirks & DDR_CAP_AXI_ID_FILTER_ENHANCED) == + DDR_CAP_AXI_ID_FILTER_ENHANCED) { + if (counter == EVENT_CYCLES_COUNTER) + val |= FIELD_PREP(CNTL_CP_MASK, 0xf0); + } + writel(val, pmu->base + reg); } else { /* Disable counter */