From patchwork Thu Jul 13 10:32:24 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Xu Yang X-Patchwork-Id: 13311776 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 94164C001DC for ; Thu, 13 Jul 2023 10:29:24 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=mCflUJJkDOpOaB+p+ve7PuUikkvWMj+s0+VkWTjpsdo=; b=si6Au+CPQ6C7g4 D9ydgbT3N/uMnNLLYVqwH+/2AwlPETc640JH9iOnh3K1+flJIX4bF3A++POLb7Z+zlMzb15rR4TXu OAvfI0nUwCMQFA0tpIYPRLoP6jisz0D1aPgQryE44LDb1fdnEPAzNxX/oTjCy9k3KWjzcvdv7cJ7f xfgTngJ+fbXfxoQ8utV8BthoMVW6XTC0bcxWroXm2BL/V3JB/1w0s1ZquzIw+cedyiwzI89A5bjSQ 2K2FxGy3UBJ7VcaCyxXKnuHSMb4wKCUuBosodC8OymPyPeueoFW4hNUolX7rSvdB/OkuWOzSavS3Q acU9kgoxmValobao8EWQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1qJtZG-002ohf-1b; Thu, 13 Jul 2023 10:29:02 +0000 Received: from mail-vi1eur02on2061b.outbound.protection.outlook.com ([2a01:111:f400:fe16::61b] helo=EUR02-VI1-obe.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1qJtZ8-002oZh-0V for linux-arm-kernel@lists.infradead.org; Thu, 13 Jul 2023 10:28:55 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=SK0FCqK3wjqGTzD7+jc2EdKsR1ixYkThBGdwylxILaDHfJPtwfw+aPZMbdgE3Z8VYy21S0FhQJwHK+W6Wdw3agNKglI6zqq3o7vPEkgKIRx398lJzivHHfr+jYfeOV+eE7foe0zMRpGmsDLShDUiH0NHVY0cX1mGkQFOccgaxxSdzhiNCgsSTvVU5wFENzcdRXBH+XhEkGkJque9bGZDJJKs+LURo9etXx0OAgxqClezxO4S3bNL8YLl00NPhCpRQiheb5AcCNCpHpid169mbGevOgPg1tf/LvMxsuIzhFrty6wuxQ6ED/SLsrWHo/X9i8jwjPZek7W03clGNlfsvg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=1hGTgUGFWB8NO2D7sR2TVDwA+9lioA1rKgZdvAaZHpg=; b=VALnV6ePqYw/RYLkSOIza2OMWcaBMDeF4O9FbJacd5ow9O9jxq7qUacM8m0u0M07J2JKGn4KjUQVxHNRLqQAGXsLpa1b4xwh3R4Db0zJrgvRAdBx7kyB8cOmgZw/BKTqub8NY6qH7rIqBV6eTUcslwh3HPu65ETBmD8nO/Sj6IPfQ0mX92UkkBquaebo1h2xbOi4xyjyW9kHA9PE1UeuTvr6mqNX/SkRYTAFx9uZHuOmn5x02Oog3BAU2Qfmt9AWD783cqWD6vxHM8azA/n0SqseuK6SKabQl9PJxEefNNBk1y2pTPlYEtHuOZzaMo44TFbYr/xofRS1+VvZQjdhzA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=1hGTgUGFWB8NO2D7sR2TVDwA+9lioA1rKgZdvAaZHpg=; b=bBivX/sws28JAKJl9J6BgcFHYu8ZdgCuqSSTmjNXVWJWmXYy32/TAS67h6kEE5/Pcc9i37laWpfGnbfEQWI4ZrOHUWGz5fYnV6MfyezpIOlgbHIp3oGymmP8oW3H21s1O4HDYbL7I6GtVqc/76bCJdOXm8rc0aHeiyFa56e3QDs= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from DB7PR04MB4505.eurprd04.prod.outlook.com (2603:10a6:5:39::26) by AM7PR04MB6775.eurprd04.prod.outlook.com (2603:10a6:20b:102::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6565.32; Thu, 13 Jul 2023 10:28:48 +0000 Received: from DB7PR04MB4505.eurprd04.prod.outlook.com ([fe80::f9b0:8c34:e57:92a4]) by DB7PR04MB4505.eurprd04.prod.outlook.com ([fe80::f9b0:8c34:e57:92a4%7]) with mapi id 15.20.6588.017; Thu, 13 Jul 2023 10:28:48 +0000 From: Xu Yang To: frank.li@nxp.com Cc: will@kernel.org, mark.rutland@arm.com, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, linux-imx@nxp.com, linux-arm-kernel@lists.infradead.org Subject: [PATCH 3/3] perf/imx_ddr: don't enable counter0 if none of 4 counters are used Date: Thu, 13 Jul 2023 18:32:24 +0800 Message-Id: <20230713103224.2623717-3-xu.yang_2@nxp.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230713103224.2623717-1-xu.yang_2@nxp.com> References: <20230713103224.2623717-1-xu.yang_2@nxp.com> X-ClientProxiedBy: SI2P153CA0031.APCP153.PROD.OUTLOOK.COM (2603:1096:4:190::7) To DB7PR04MB4505.eurprd04.prod.outlook.com (2603:10a6:5:39::26) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DB7PR04MB4505:EE_|AM7PR04MB6775:EE_ X-MS-Office365-Filtering-Correlation-Id: f98859b2-1e5c-4460-b23e-08db838bf173 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: XFonNRTLaiZ8M2OHfjJ6M2/efhJZp1m9PMhuuzpVvAPnocs8tG9DdC9leFLEMbh0iT1AVaC27AJVquz9gfJheWxodwwMw2GHyTTYP2X4gnfdSyarF25W3RMHT+fLiYnJ6sUQtIrl7RoOSpHlS6fAlsNAjdsW+zj7DdMZCydNzy3mRP0o+4rVMQwpHyQCFGMrrGWmKIOi19nEob/2NZba1us7+9ZpDC6NW9OB9dSufnZpXPIdWP07kcjRFFYp0zYqQX/Tea/DDm6TqeTocWzSWFqev++e63ydQ/wSZ1r02egYv9PRJ699sSCrI1MzQ18vZ05zjFu4wHcMs7RPTMwt1nXV+LVdkdqnhAnQVpZco8WdntrZRzZcbh2TIe9eAvWxV8mG1gyz5tot8z3oqZNhztfYUnEBxZ2hn6VRSTpY5cRvXG24GOhvcWVRtL8OTuZ8MMgxcIF8Y6m/jlS9us5NlM54IkPJISY3T6AFKqz232ZX1P06NxMekeUng0biO/Nqsz6RZnAQwdfP1WOPD/tGbuqw3JQALO73S3r5bikGaSCKTBO7QFEazcSp3t9Ida888cxMlPB69B6Gq4a+8L5ZSDiKUOXQ50WouiQNELEbott1Amj4sS0zdoWsN0B6vULd X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DB7PR04MB4505.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230028)(4636009)(346002)(136003)(396003)(366004)(376002)(39860400002)(451199021)(6486002)(4326008)(66476007)(6636002)(66946007)(66556008)(37006003)(478600001)(1076003)(26005)(6506007)(52116002)(6666004)(38100700002)(38350700002)(316002)(41300700001)(6512007)(8676002)(8936002)(34206002)(86362001)(83380400001)(5660300002)(186003)(2616005)(2906002)(36756003);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: dHQYsrMw4rTerng0XU1qJkj4b5OKbDziXT0FEV9u6kAc9+9sO/olwap1UuqyxNAdYwMOUrDaVYoAhO0aL0h2WHOltUa47E02F6OrgMJOBTOQIdMsWNGuP4ohdSJXMdq7yXa4VTSrMVAlSTMepVcQG95V6ZltqoXS3ui1YBfCiyQzKJ2sR19e7B3khJK/YEAsAOD/1TgLck7XIsxI9dSKTDQ4SMmp1wxo2RAJFQkM7iG8JYgBoU+gv8A4c4IFveokFZw1bDHv8RoSjXWos1WK8wUgwKa32uHAjDt5wKiLomicsF8JrC6atwgnbyG+yFrI4xd7CcD8aEOyevIjLYA082OL3yK09R4K85SGA8iyvhxY5DeRu2QNPUQm4NqBDoPdPaWnJ5nFBF44FA0FwN4WqR5dnI0VzbTMAkg64/1JfdQ/oKsPzwb6fQVM3eV9+f3IAE8Uw93oCkcSNgXlQNFP7JBbKJQYz+DKX189mPcrJEhuZT1Jy1uU5NCZTv7i48KdYMjmNVA8A4r9SN/u+NJ5bbuXdJYeYV2/2z9yEboo7X63k/0DL+QNQQamCR49nttV25CT513+537q+ru+Aqg4TWAwA8vbT8S6KM8aXu3z0C7WXuYF56nRcjY7rHWxEqgH/815k03Ux9/RP9BIEgeisyGeL2NZ7Zj0qhpxZgDB9NgWMi864vhIvPREsP7j61HhQ89KQC6ZML2suac/+MJK8ikm1Lpo+Y0jFPdvM4VXfAE8LzzGC1odmhSHbJZ3H95nsfQN2lfeBXAMiZ4KDVNeBI48ATeQLiIcukqc9PXkw3kMbq5MJNmwrCeKhNzjdr+o3QGHM+p2DlP+oCj4t87qBOdKIO4ZUmD9aGLcWgB7QK2uK9hs5CBsaVSEKsHiDYUU3MsIBFBCsBcSNJ6eoPCUs7/Jc1DcMvFBxqoEjDYQwprA5Trp+MqvbgNtpAb8RLppmSAViPlLOIaw+/8Df/vPajK82QM8vyMhgkMAbQgDzV0R+WOix74cDvPu22s9i2w1LxRUD8+0VpLcKaCQbiEXjdjZPF9GT3MavhKQ6I327XLXK2PuRhLUQttpe/y5mwtFbBoVGQi2+SWoCSDTClpqBL7uDIXk/SCTzhlngBOYi7oFfgUDNwPYMLCu4D5SUPHlnAZsPK+Z7FYoalQLnfSVkAv7ubxgNoS5L3kUMdWWfSmv6DeWNCDeaCauFNjy+pePKch/jYE94A+UHY+1NSlFUSHBDLuftVQ8NgMGsx3SHAlhWqzWCL/FKNCQVBNPpHMfR3XJ6Lsc7//PWVNzbKfRWSJGuvoz/qCKcG5PvfijyAZZDHpPqO7z82lObH9K9R8DIZ58FsAATaEwSCbYsxNk1KiNNu1BL7Uofk6ryTw9US3MIlSgK6Li2TVB6UUyj4iG6c3DkR3Vw+ylZjLJMFqMPd/1Fl0SF8s3Jcxqr2uKLJchdg/IHugVZzhhou+sr6FbFsLK4sIUbnQFuUL3iP2CRS87xML5Yj5s5k2p4vzlreecgTyLKj7yVD4sDYb611mnnAEoccRSY3ryZW1oRE+/51HBCRo45NWhEu5RjTKEDX6jHq1It5LxDZ+09ogcAhMi X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: f98859b2-1e5c-4460-b23e-08db838bf173 X-MS-Exchange-CrossTenant-AuthSource: DB7PR04MB4505.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 13 Jul 2023 10:28:47.9734 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: Mg0fLpdbe6B5vi21Vmoz7Ib5oeR9bj03XVNy3ilN/4aCYO8yKo3fpMvGPvwi1FX4mZMUsL6GoFZStr7s8kVWYg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM7PR04MB6775 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230713_032854_209004_F8D2985E X-CRM114-Status: GOOD ( 15.23 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org In current driver, counter0 will be enabled after ddr_perf_pmu_enable() is called even though none of the 4 counters are used. This will cause counter0 continue to count until ddr_perf_pmu_disabled() is called. If pmu is not disabled all the time, the pmu interrupt will be asserted from time to time due to counter0 will overflow and irq handler will clear it. It's not an expected behavior. This patch will not enable counter0 if none of 4 counters are used. Fixes: 9a66d36cc7ac ("drivers/perf: imx_ddr: Add DDR performance counter support to perf") Signed-off-by: Xu Yang --- Changes in v2: - add active events count as suggested from Frank --- drivers/perf/fsl_imx8_ddr_perf.c | 13 +++++++++++-- 1 file changed, 11 insertions(+), 2 deletions(-) diff --git a/drivers/perf/fsl_imx8_ddr_perf.c b/drivers/perf/fsl_imx8_ddr_perf.c index d65200d4e96e..761e45f21092 100644 --- a/drivers/perf/fsl_imx8_ddr_perf.c +++ b/drivers/perf/fsl_imx8_ddr_perf.c @@ -103,6 +103,7 @@ struct ddr_pmu { const struct fsl_ddr_devtype_data *devtype_data; int irq; int id; + int active_count; }; static ssize_t ddr_perf_identifier_show(struct device *dev, @@ -516,6 +517,9 @@ static void ddr_perf_event_start(struct perf_event *event, int flags) ddr_perf_counter_enable(pmu, event->attr.config, counter, true); + if (counter != EVENT_CYCLES_COUNTER) + pmu->active_count++; + hwc->state = 0; } @@ -569,6 +573,9 @@ static void ddr_perf_event_stop(struct perf_event *event, int flags) ddr_perf_counter_enable(pmu, event->attr.config, counter, false); ddr_perf_event_update(event); + if (counter != EVENT_CYCLES_COUNTER) + pmu->active_count--; + hwc->state |= PERF_HES_STOPPED; } @@ -589,7 +596,8 @@ static void ddr_perf_pmu_enable(struct pmu *pmu) struct ddr_pmu *ddr_pmu = to_ddr_pmu(pmu); /* enable cycle counter if cycle is not active event list */ - if (ddr_pmu->events[EVENT_CYCLES_COUNTER] == NULL) + if ((ddr_pmu->events[EVENT_CYCLES_COUNTER] == NULL) + && ddr_pmu->active_count > 0) ddr_perf_counter_enable(ddr_pmu, EVENT_CYCLES_ID, EVENT_CYCLES_COUNTER, @@ -600,7 +608,8 @@ static void ddr_perf_pmu_disable(struct pmu *pmu) { struct ddr_pmu *ddr_pmu = to_ddr_pmu(pmu); - if (ddr_pmu->events[EVENT_CYCLES_COUNTER] == NULL) + if ((ddr_pmu->events[EVENT_CYCLES_COUNTER] == NULL) + && ddr_pmu->active_count > 0) ddr_perf_counter_enable(ddr_pmu, EVENT_CYCLES_ID, EVENT_CYCLES_COUNTER,