From patchwork Wed Oct 11 06:14:23 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Herve Codina X-Patchwork-Id: 13416803 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 2B960CD98F5 for ; Wed, 11 Oct 2023 07:30:43 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=Q3NQF0k2tUdjhItIStp3xhany9ywBBx08N9qMNEW/Sw=; b=x/l9weHybYkZSK 99NkfCSGU/JenYz2tBMsfizXuLC9XQflegjbeg6t5dz0+dE6MDgtJRnrhuTqoMyOo8YU0vRBzYoT6 0RKG/vvrN3yWED6jVIkj7Q+zZCQDMo+FP65sZ0un28e7rGXyo3CEVZbhc9/Qg7u3vXfpTWceyKrli FCjZ+rB1GGMNlqx3SSMvJiuRZa66ZiyZhfNAv/wL2xrdZXNCmO3PDG7vfwnuDT/KC064y7SO8NUR/ 0dZ9rm6sjdv7dei3NLOh5atJSdWp2aL9gpvPbgCIFNW4F26EomGh+ECmPMSxG0JF6mNjE0pALmZ5a jIcDWUNkHcT07v6qhs/A==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1qqTfx-00F6Zd-39; Wed, 11 Oct 2023 07:30:37 +0000 Received: from casper.infradead.org ([2001:8b0:10b:1236::1]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1qqSVm-00EwBu-0D for linux-arm-kernel@bombadil.infradead.org; Wed, 11 Oct 2023 06:16:02 +0000 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=infradead.org; s=casper.20170209; h=Content-Transfer-Encoding:MIME-Version: References:In-Reply-To:Message-ID:Date:Subject:Cc:To:From:Sender:Reply-To: Content-Type:Content-ID:Content-Description; bh=VsO/shW7GdAWiIRATyL5QAf+hh5aGcox3ohTh+0Qx8Q=; b=vodoy77H0WWeEtsDbqTseHkaN1 ywsh+qv4lou2aGHOkYFqTY9a26JXwA1lFbv365mePz58MNlOZpmWvvtlZTL7e3H3vz9VWtcaW3qpc cv9JsjaGoy/vxOBHeNXKZGi6rZwTRH9rGOO316E9LXod4GZUHZtYLSCyghcnmM0MMFGUfVCa3Pdye HA2++Kym5pYsr59FgFzGTMyTDwwUZVFwTC+A1atveJLs5AhRos2dePMzRl0X9E3gcmmLxOUH2DauC 8cBY3u0WjqXL1HRgeEmIqQymAQH7lJF+4qKcOR1bSEMu5fyxAGlk//IZ2ORv0r10+cOAJ8lI1gp7o /+JW3hCw==; Received: from relay4-d.mail.gandi.net ([2001:4b98:dc4:8::224]) by casper.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1qqSVg-0099QT-Ny for linux-arm-kernel@lists.infradead.org; Wed, 11 Oct 2023 06:16:00 +0000 Received: by mail.gandi.net (Postfix) with ESMTPA id 87C93E000C; Wed, 11 Oct 2023 06:15:52 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bootlin.com; s=gm1; t=1697004955; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=VsO/shW7GdAWiIRATyL5QAf+hh5aGcox3ohTh+0Qx8Q=; b=Vq659LuykhQGxr3EFMj2dPob4wXgcd+QEqSHkKA4Iq++hZmV767IJQar7MsYUj84qx1NcE dpPbhtq4ERakk689e0zCM8FQLIg7b0K1dnFxFvIIY/PtQ7co5pw2QVPMbQJX9qEvpRcxRO pIYPunSllNF510YctpX0ED3koSSCiwgs5horNMsf3jGU2ygju2LAO4ke3Xr4ebNoyKCXwt 5jI4uK0161cd3ilsWa+gGPT8Xzz8rArBQg/8kj//Esf3K2xoRWQ7iOlx1ZDK7V6RFuc2JW bKUy6OeYwwMYEqHuRlqMhNW7IvMMHAokwwnTzPyQ5oNDRPh4evSw+gmgWg2Osg== From: Herve Codina To: Herve Codina , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Andrew Lunn , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lee Jones , Linus Walleij , Qiang Zhao , Li Yang , Liam Girdwood , Mark Brown , Jaroslav Kysela , Takashi Iwai , Shengjiu Wang , Xiubo Li , Fabio Estevam , Nicolin Chen , Christophe Leroy , Randy Dunlap Cc: netdev@vger.kernel.org, linuxppc-dev@lists.ozlabs.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, linux-arm-kernel@lists.infradead.org, alsa-devel@alsa-project.org, Simon Horman , Christophe JAILLET , Thomas Petazzoni Subject: [PATCH v8 19/30] soc: fsl: cpm1: qmc: Introduce is_tsa_64rxtx flag Date: Wed, 11 Oct 2023 08:14:23 +0200 Message-ID: <20231011061437.64213-20-herve.codina@bootlin.com> X-Mailer: git-send-email 2.41.0 In-Reply-To: <20231011061437.64213-1-herve.codina@bootlin.com> References: <20231011061437.64213-1-herve.codina@bootlin.com> MIME-Version: 1.0 X-GND-Sasl: herve.codina@bootlin.com X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20231011_071556_839126_A82B0F64 X-CRM114-Status: GOOD ( 13.69 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org In order to support runtime timeslot route changes, some operations will be different according the routing table used (common Rx and Tx table or one table for Rx and one for Tx). The is_tsa_64rxtx flag is introduced to avoid extra computation to determine the table format each time we need it. It is set once at initialization. Signed-off-by: Herve Codina Reviewed-by: Christophe Leroy --- drivers/soc/fsl/qe/qmc.c | 5 ++++- 1 file changed, 4 insertions(+), 1 deletion(-) diff --git a/drivers/soc/fsl/qe/qmc.c b/drivers/soc/fsl/qe/qmc.c index eeceb81bf107..19acfcded9bc 100644 --- a/drivers/soc/fsl/qe/qmc.c +++ b/drivers/soc/fsl/qe/qmc.c @@ -216,6 +216,7 @@ struct qmc { u16 __iomem *int_curr; dma_addr_t int_dma_addr; size_t int_size; + bool is_tsa_64rxtx; struct list_head chan_head; struct qmc_chan *chans[64]; }; @@ -696,7 +697,7 @@ static int qmc_chan_setup_tsa(struct qmc_chan *chan, bool enable) * Setup one common 64 entries table or two 32 entries (one for Tx * and one for Tx) according to assigned TS numbers. */ - if (info.nb_tx_ts > 32 || info.nb_rx_ts > 32) + if (chan->qmc->is_tsa_64rxtx) return qmc_chan_setup_tsa_64rxtx(chan, &info, enable); ret = qmc_chan_setup_tsa_32rx(chan, &info, enable); @@ -1053,6 +1054,7 @@ static int qmc_init_tsa_64rxtx(struct qmc *qmc, const struct tsa_serial_info *in * Everything was previously checked, Tx and Rx related stuffs are * identical -> Used Rx related stuff to build the table */ + qmc->is_tsa_64rxtx = true; /* Invalidate all entries */ for (i = 0; i < 64; i++) @@ -1081,6 +1083,7 @@ static int qmc_init_tsa_32rx_32tx(struct qmc *qmc, const struct tsa_serial_info * Use a Tx 32 entries table and a Rx 32 entries table. * Everything was previously checked. */ + qmc->is_tsa_64rxtx = false; /* Invalidate all entries */ for (i = 0; i < 32; i++) {