@@ -403,6 +403,26 @@ aud_pll_div1_lpcg: clock-controller@59d30000 {
power-domains = <&pd IMX_SC_R_AUDIO_PLL_1>;
};
+ mclkout0_lpcg: clock-controller@59d50000 {
+ compatible = "fsl,imx8qxp-lpcg";
+ reg = <0x59d50000 0x10000>;
+ #clock-cells = <1>;
+ clocks = <&acm IMX_ADMA_ACM_MCLKOUT0_SEL>;
+ clock-indices = <IMX_LPCG_CLK_0>;
+ clock-output-names = "mclkout0_lpcg_clk";
+ power-domains = <&pd IMX_SC_R_MCLK_OUT_0>;
+ };
+
+ mclkout1_lpcg: clock-controller@59d60000 {
+ compatible = "fsl,imx8qxp-lpcg";
+ reg = <0x59d60000 0x10000>;
+ #clock-cells = <1>;
+ clocks = <&acm IMX_ADMA_ACM_MCLKOUT1_SEL>;
+ clock-indices = <IMX_LPCG_CLK_0>;
+ clock-output-names = "mclkout1_lpcg_clk";
+ power-domains = <&pd IMX_SC_R_MCLK_OUT_1>;
+ };
+
acm: acm@59e00000 {
compatible = "fsl,imx8qxp-acm";
reg = <0x59e00000 0x1d0000>;
These clock gates provide a clock output on ACM_MCLK_OUT pads. They are intended to be used as MCLK for SAI0-3. Signed-off-by: Alexander Stein <alexander.stein@ew.tq-group.com> --- .../boot/dts/freescale/imx8-ss-audio.dtsi | 20 +++++++++++++++++++ 1 file changed, 20 insertions(+)