From patchwork Thu Jan 25 14:50:05 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tudor Ambarus X-Patchwork-Id: 13531007 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 0381EC48260 for ; Thu, 25 Jan 2024 14:52:28 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=I14DjYvdI8xpLb1TadLxuyL116UazXxfFNgyA+2mOH8=; b=abFR5fJzhw6yUL 8Z+o4Fzya81w5ayaa3fkJs81O9yXWuKj0ojc78Blrs47oqBK3ZFgJqzfQEOe83vfQdRkZxSn9IUs3 08xaFEQ1UZUBr+7OFKuoxsLr1vfjZ5QN4Ypy1wwHnyPgwSRq9uWVv0btrorQ7dfl3eNCmCoP+fdnC cjWhOo1/gl8ZOlzdBNWF3viYKlIa6nD3aQqVLJpgptm65EFmioEsmp9dqozEkRzh9UOwCwQLHSPFr zL+AQO9PAC5cslsk5kk4833PTJXrxJm9psCySPuJjc9uUy8WedmKM6qs8LjW+xCuc2B0cb2i/V+Ap H0v3qQbiZNvaljnhpmMw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1rT15U-00000000Taz-1iCH; Thu, 25 Jan 2024 14:52:16 +0000 Received: from mail-wm1-x334.google.com ([2a00:1450:4864:20::334]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1rT13s-00000000S9A-3bJU for linux-arm-kernel@lists.infradead.org; Thu, 25 Jan 2024 14:50:38 +0000 Received: by mail-wm1-x334.google.com with SMTP id 5b1f17b1804b1-40e80046264so85759615e9.0 for ; Thu, 25 Jan 2024 06:50:36 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1706194235; x=1706799035; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=19XNc7jIAxEmcrcFqH2bLQ+8jlId4AXQd1JRVfuNpBo=; b=YaYnzvsWQUyW6zq/hlx8wrzSkG+38q8PMm6eJKtnNwTiw3kEpWdJvjz+m6+avITym8 n0fOrGyw0Sz2Q/PzfOnK8vEdN2Y+Zncc5cVHWLQ0bL5ap1nL8GADYV58YOMzT8KPMqS6 U9XnFNrLbWRiAyZaHOFqHXKVdcOTw+RSxFLETSkimGr1RS29GEhBS29CJM63YADzXs4x XB5EhlE8v13k237txFC961cRKs3xDbeXcMpf8RMD5QUPJSyRMCwsQ2inEFznfYyQPsww vr6RCYLwPwkufDjU6P996yn+kxhWp8m5QLi8Wp2w1tOPj4KGdYW6AWB8SV2Ai7P6ZdVV 532w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1706194235; x=1706799035; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=19XNc7jIAxEmcrcFqH2bLQ+8jlId4AXQd1JRVfuNpBo=; b=k6AcxJIsxGJLz1HyY3RgI9U94tdNUrH5udtLF+hSQDygZN3G9+4JpTuGRkPQoi453V YFvREKMgOWMjSq1XYTWPMnkQkHaGl7JMcw3FCDKv3fP+RmpPYtgmbwfFqgZpZMVRMkfH mjpcPMaB96HVDCzXwYamJalaYzF4ksi8XEZVhFdvi9okkW2/u9zjVDtXa227pI4g3n/W WZKA6UfrHb1OZQ23CJxY6dxYh7KUkGyzxnwB+MGjyeBkaVJ/kSjl8E03jNsqE6b9Xss2 QMxW4MuFobRddCqJpRWKdZYMq3DjzY0TR6St4lodqGY8FnX7UL9rLJJRSr+V0ELQiYR0 5pmA== X-Gm-Message-State: AOJu0YzJh9e7aJuCD26pSm5kwzBCFYlA2vHhXZysIB4FGNjSaZ3KBpil I7AyXOlRMZyPs6obN0mbqQql2yTY2jPDJ/VHe/u647wRTK+ImbT4U60MaWPvFfo= X-Google-Smtp-Source: AGHT+IEFr/987GA7O5P+jHyDvY1MNzaWPBQnTT94NwSUHH8TDDZpjDbDCXcvpcmOYFXkXrFx2sxc0A== X-Received: by 2002:a05:600c:5293:b0:40b:5e59:ccdb with SMTP id hj19-20020a05600c529300b0040b5e59ccdbmr659803wmb.188.1706194235159; Thu, 25 Jan 2024 06:50:35 -0800 (PST) Received: from ta2.c.googlers.com.com (88.140.78.34.bc.googleusercontent.com. [34.78.140.88]) by smtp.gmail.com with ESMTPSA id v17-20020a05600c471100b0040d91fa270fsm2875875wmo.36.2024.01.25.06.50.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 25 Jan 2024 06:50:34 -0800 (PST) From: Tudor Ambarus To: broonie@kernel.org, andi.shyti@kernel.org, arnd@arndb.de Cc: robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, alim.akhtar@samsung.com, linux-spi@vger.kernel.org, linux-samsung-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-arch@vger.kernel.org, andre.draszik@linaro.org, peter.griffin@linaro.org, semen.protsenko@linaro.org, kernel-team@android.com, willmcvicker@google.com, Tudor Ambarus Subject: [PATCH v2 27/28] spi: s3c64xx: add support for google,gs101-spi Date: Thu, 25 Jan 2024 14:50:05 +0000 Message-ID: <20240125145007.748295-28-tudor.ambarus@linaro.org> X-Mailer: git-send-email 2.43.0.429.g432eaa2c6b-goog In-Reply-To: <20240125145007.748295-1-tudor.ambarus@linaro.org> References: <20240125145007.748295-1-tudor.ambarus@linaro.org> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240125_065036_954481_26D7CAF7 X-CRM114-Status: GOOD ( 11.18 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add support for GS101 SPI. All the SPI nodes on GS101 have 64 bytes FIFOs, infer the FIFO size from the compatible. GS101 allows just 32bit register accesses, otherwise a Serror Interrupt is raised. Do the write reg accesses in 32 bits. Signed-off-by: Tudor Ambarus Reviewed-by: Sam Protsenko --- drivers/spi/spi-s3c64xx.c | 16 ++++++++++++++++ 1 file changed, 16 insertions(+) diff --git a/drivers/spi/spi-s3c64xx.c b/drivers/spi/spi-s3c64xx.c index 35a2d5554dfd..e887be6955a0 100644 --- a/drivers/spi/spi-s3c64xx.c +++ b/drivers/spi/spi-s3c64xx.c @@ -1501,6 +1501,18 @@ static const struct s3c64xx_spi_port_config exynosautov9_spi_port_config = { .quirks = S3C64XX_SPI_QUIRK_CS_AUTO, }; +static const struct s3c64xx_spi_port_config gs101_spi_port_config = { + .fifosize = 64, + .rx_lvl_offset = 15, + .tx_st_done = 25, + .clk_div = 4, + .high_speed = true, + .clk_from_cmu = true, + .has_loopback = true, + .use_32bit_io = true, + .quirks = S3C64XX_SPI_QUIRK_CS_AUTO, +}; + static const struct s3c64xx_spi_port_config fsd_spi_port_config = { .fifosize = 64, .rx_lvl_offset = 15, @@ -1556,6 +1568,10 @@ static const struct of_device_id s3c64xx_spi_dt_match[] = { .compatible = "samsung,exynosautov9-spi", .data = &exynosautov9_spi_port_config, }, + { + .compatible = "google,gs101-spi", + .data = &gs101_spi_port_config, + }, { .compatible = "tesla,fsd-spi", .data = &fsd_spi_port_config,