From patchwork Sat Feb 24 20:20:53 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sam Protsenko X-Patchwork-Id: 13570587 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id AC0BBC54E41 for ; Sat, 24 Feb 2024 20:21:51 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=e1CqhgvMVwJYwd/UFYtrpFlkmWaJpyFd9Q80eYuuaZE=; b=fP+kdhm4PUQ8O+ g0TyphpVBa1QoWLDnhdQZMHpJ7rPKwwK0fPHXwUjh4SCQcJnOyKsHae00ENaVMhLIYYyNFW4k0Oh9 dTAv/UI1aj96WbZ1cZEz26oSm9FBEvH4TPicVhOMsXAJFG2+5EyZKlCSlDYMAPefM47O+tJI4R+Cz 5reCMYyxqjSgyy7UWNpwNPu3O8YitQn0Yw+OrSSkodJueafe25DkpTOa0fiOC2vcA4nfNCcKRtmj/ PLoRniyzC9gEHZT2UDeEfO3Tnh0+f9sRehEYKGuegZcUoTnVkQXrSv/DtpTVaM6f3S2t4vzve2ADr 2iZXC6oeQ5jKvZvQttwQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1rdyWk-0000000DauU-1gd8; Sat, 24 Feb 2024 20:21:42 +0000 Received: from mail-oo1-xc29.google.com ([2607:f8b0:4864:20::c29]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1rdyWB-0000000DaSv-0urA for linux-arm-kernel@lists.infradead.org; Sat, 24 Feb 2024 20:21:08 +0000 Received: by mail-oo1-xc29.google.com with SMTP id 006d021491bc7-59ffbff2841so882005eaf.2 for ; Sat, 24 Feb 2024 12:21:06 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1708806066; x=1709410866; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=qMCmyVuJ+YwjHrCIo4ko9XwoXKrRHcalREosYeHxNXc=; b=kIDFCiU/DBgp1D3v+NwUF/XeoihRWmyu5Yc5dJAGteiRKRIQZtq3M1mDhD8DWlFXUl 41ICdGuedr0VSh7H6yz0lUhibfLgL/jAD/KldNdOkLg7l4yndoLHC+hRhIDeVbwKEpRz N5tfBKH48hFqws9TSacrZ9WcE57bV4WDLHTPu32LAp9MaZSfQBPtWVmQJPZrdm2zJ2nh lrbsCj6slwfP1pcvtE5c+B0AiniGP/k0N9U2Nln+2dRVly8gOjw/etE7skQyvdc0Ahto 8gkNnHxdMTjd0ShOIV6Suk99Yc2XivBKp2UAnh5JtQ53e83p+2MRSG3gH9vWcyKQfxLS a4bA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1708806066; x=1709410866; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=qMCmyVuJ+YwjHrCIo4ko9XwoXKrRHcalREosYeHxNXc=; b=fqBmvPrUA/+yGq+Tnlq0pKDkSxuIBWizckb/3rOb5VxDc6hN0bMHhV5aAsyXXO+r3s Com8WQUr+vCfLLAARmSlamqFvmrhma0M5bPDVulgs+rDWPXjUl4U689hMULYcdkZX0r9 HbYSaRBRgyDahroy4F/+oCpEbjh8IJnRTlZyAJultmRkkuE1KL5ZuEkhHl8yNLbc5TZN yKajCYAvTsYFn3ujrZY48GWo55GEZhBDmD1/RDdSuHCyh1f1y3pJ0I/2miRFOV8mPYpJ bYuaHFl0urmepSKbZtPW4Cew8cwaSx57swMnounQTEUHIjUt5CM5wGe3vbiPC9nFVOdT dbag== X-Forwarded-Encrypted: i=1; AJvYcCVl23Ia6Mn9/a5ghuuZ09PXJz/nC5MxQsrjrxgc8nCtLKUGjBijkCwMQDzOiDmNyO4J7cp0Ik/ZLPSFXy6jmobppUsLyj/MyEUmuoF/OIfvZXWLVFw= X-Gm-Message-State: AOJu0YxGJ3JzbuNp1L/ZguqcdGC+a6iCJbN3LkA4GiVqOXmPjghizW5X mpdQxrGaeZRbcSLe2oW53qdRfjs+UN81EICkbtifEpNV7KOfBlsMqkE9bU1+DZ4= X-Google-Smtp-Source: AGHT+IHFNAI0Xv1tyiOZGKweUmEOjy5ItYWEMGeKD0/G3QST9r+0j6ysSLDAuOz/E3BwJwri2VJemA== X-Received: by 2002:a05:6820:296:b0:5a0:4598:7a90 with SMTP id q22-20020a056820029600b005a045987a90mr583929ood.5.1708806066047; Sat, 24 Feb 2024 12:21:06 -0800 (PST) Received: from localhost ([136.62.192.75]) by smtp.gmail.com with ESMTPSA id e30-20020a4a91de000000b005a04afb627fsm450503ooh.24.2024.02.24.12.21.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 24 Feb 2024 12:21:05 -0800 (PST) From: Sam Protsenko To: Krzysztof Kozlowski , Sylwester Nawrocki , Chanwoo Choi Cc: Alim Akhtar , Michael Turquette , Stephen Boyd , Rob Herring , Conor Dooley , Tomasz Figa , linux-samsung-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v3 15/15] arm64: dts: exynos: Add CPU clocks for Exynos850 Date: Sat, 24 Feb 2024 14:20:53 -0600 Message-Id: <20240224202053.25313-16-semen.protsenko@linaro.org> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240224202053.25313-1-semen.protsenko@linaro.org> References: <20240224202053.25313-1-semen.protsenko@linaro.org> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240224_122107_339803_C367EA07 X-CRM114-Status: GOOD ( 11.14 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Define CPU cluster 0 and CPU cluster 1 CMUs, which generate CPU clocks, and add corresponding CPU clocks to CPU nodes. Signed-off-by: Sam Protsenko --- Changes in v3: - none Changes in v2: - Added "for Exynos850" part to the commit title arch/arm64/boot/dts/exynos/exynos850.dtsi | 26 +++++++++++++++++++++++ 1 file changed, 26 insertions(+) diff --git a/arch/arm64/boot/dts/exynos/exynos850.dtsi b/arch/arm64/boot/dts/exynos/exynos850.dtsi index 2ba67c3d0681..0706c8534ceb 100644 --- a/arch/arm64/boot/dts/exynos/exynos850.dtsi +++ b/arch/arm64/boot/dts/exynos/exynos850.dtsi @@ -93,6 +93,8 @@ cpu0: cpu@0 { compatible = "arm,cortex-a55"; reg = <0x0>; enable-method = "psci"; + clocks = <&cmu_cpucl0 CLK_CLUSTER0_SCLK>; + clock-names = "cluster0_clk"; }; cpu1: cpu@1 { device_type = "cpu"; @@ -117,6 +119,8 @@ cpu4: cpu@100 { compatible = "arm,cortex-a55"; reg = <0x100>; enable-method = "psci"; + clocks = <&cmu_cpucl1 CLK_CLUSTER1_SCLK>; + clock-names = "cluster1_clk"; }; cpu5: cpu@101 { device_type = "cpu"; @@ -254,6 +258,28 @@ cmu_peri: clock-controller@10030000 { "dout_peri_uart", "dout_peri_ip"; }; + cmu_cpucl1: clock-controller@10800000 { + compatible = "samsung,exynos850-cmu-cpucl1"; + reg = <0x10800000 0x8000>; + #clock-cells = <1>; + + clocks = <&oscclk>, <&cmu_top CLK_DOUT_CPUCL1_SWITCH>, + <&cmu_top CLK_DOUT_CPUCL1_DBG>; + clock-names = "oscclk", "dout_cpucl1_switch", + "dout_cpucl1_dbg"; + }; + + cmu_cpucl0: clock-controller@10900000 { + compatible = "samsung,exynos850-cmu-cpucl0"; + reg = <0x10900000 0x8000>; + #clock-cells = <1>; + + clocks = <&oscclk>, <&cmu_top CLK_DOUT_CPUCL0_SWITCH>, + <&cmu_top CLK_DOUT_CPUCL0_DBG>; + clock-names = "oscclk", "dout_cpucl0_switch", + "dout_cpucl0_dbg"; + }; + cmu_g3d: clock-controller@11400000 { compatible = "samsung,exynos850-cmu-g3d"; reg = <0x11400000 0x8000>;