From patchwork Fri Mar 1 01:51:18 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sam Protsenko X-Patchwork-Id: 13577857 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 6BE63C54798 for ; Fri, 1 Mar 2024 01:51:47 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=cTaQrgtigTI+sy74bbBV69A5kTJzi8rfbt/Q3uHxulA=; b=O8PmXlN84t63Mn e57Hm91EcXb/rzrQRU94wURbp8dDJpYO5c0gvrsSLQRW5ShzlU5OMlxaNkqfnbYJ4UuXB6vk1+d8e Od2JIY7LR7dGbDmJwjnuwKuRXQcr2iaNWg6yNrvbgpvp6ywavnciuN5zH2AznvIx+F/dtRHKiaajj gcGzIgPjO+8zswKoR4nuUVT6UCI+17aS6rhskiW1J38XkT1BCWdNyk62chybLy451Tei+e2x3pRud u8Druh5b3CROBU44WXuL8L+9PO0uQrcgtwkzakWpbxvUn/Eyt20RFZ3BN8lXxFRO7Z8F8dwb8asvr jGqmTTh4qFHPdvo6yMGw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1rfs3k-0000000FvMu-3mKu; Fri, 01 Mar 2024 01:51:36 +0000 Received: from mail-oa1-x2c.google.com ([2001:4860:4864:20::2c]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1rfs3V-0000000FvJe-2vEb for linux-arm-kernel@lists.infradead.org; Fri, 01 Mar 2024 01:51:23 +0000 Received: by mail-oa1-x2c.google.com with SMTP id 586e51a60fabf-214def5da12so908172fac.2 for ; Thu, 29 Feb 2024 17:51:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1709257881; x=1709862681; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=jiCxGhizFNRcTB4tNXp2x/NDTlkj4gUJN/57L1mqhmQ=; b=qflKgatJHqKQ3hMnr/YCMUXKzlnsDfO8HpyQbHA7S9CBiy8l+wIDXP2w7kin9kCX+j EYvkKGhy3tcHDM6toWEHOKqC0sp/m18+bLHdrEzq9SdY73FnQ1FrNjBDla0XpPALYnzH RvA/EQ4scHM+qPR9MyHuL9M4gtFKTYk+QGYxFPbt3902nBz8uPra5Lud2Wbtvy9s+LsU P7I9a1KpcbPZ4wTAp66SZiFF15srzWVkFsW5TAEpApg8cG1G5eWFkMB2XWY1g2JDUN/q jvEL6DXpYLMTZQOkr1pKsLi4FVVa+t8yjENKdA6YmdAlBxKHoVE0QuEyB6cG+HuU2jG4 gxog== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1709257881; x=1709862681; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=jiCxGhizFNRcTB4tNXp2x/NDTlkj4gUJN/57L1mqhmQ=; b=UAwSB1aa6ZSXoxNmLuvbhh7dzubCFYaueYQLW4Kd+oVA+A7nAuHvOK3p0jJYXb6wyk cd8vaMT1Mfe8qZDU1ao5EUFDM+wh60y2t+rCH+dOgXvs/4mDexbA+DoRYmU9tJ6iT7tZ 6PrnDeSZtnNqcwsFBGHngTX2VDZ2K3XNT9Wx1QBBS3csYUVnk9HHFjv6c1el1TPL+Dvj z16VTQFutNZmeXWXV5JDGl4ID9yPsvpqDEdwMAPMtRVTj1PmNlYk5x5MZPvnmV7iGSz5 nRWxU7AnbnQVmZzvSS+lJgz/ykAL4Ds1yOqJrlPwlpTkA9qHnYMNRx9uzpSUl/PcVvaB BDsA== X-Forwarded-Encrypted: i=1; AJvYcCUJ6UGzep81AlodWiFVj/SvssZjr45TZ1fvq5xer1kBC59/PRD85uayo+uu/4FUqbUe2mvkf/A3fIU6gISn4/SfM7IwQeiXxJ9WOyj8lINa7mZ2+fI= X-Gm-Message-State: AOJu0Yxl0O1C/kKqUazRHcD3ZUNOrr2ToMtAvLQlsS5jeOnkr/zG464T HbL6+38F+2xSlfazw5zh+87caYRU9YaG7HlzvWH8ffCUJ8ZpO2xffonc7TzWt74= X-Google-Smtp-Source: AGHT+IGW/xHch8VdSjPLbyRX6s/pcxfNLRl0cQAlv9++DNTkn4NVmJyqUvzA/3mFGDn1HZks1resxA== X-Received: by 2002:a05:6870:b001:b0:21e:e9bd:afa9 with SMTP id y1-20020a056870b00100b0021ee9bdafa9mr296486oae.21.1709257881008; Thu, 29 Feb 2024 17:51:21 -0800 (PST) Received: from localhost ([136.62.192.75]) by smtp.gmail.com with ESMTPSA id wo6-20020a056871a98600b0021fe6bbf8c2sm767017oab.31.2024.02.29.17.51.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 29 Feb 2024 17:51:20 -0800 (PST) From: Sam Protsenko To: Krzysztof Kozlowski Cc: Sylwester Nawrocki , Chanwoo Choi , Alim Akhtar , Michael Turquette , Stephen Boyd , Rob Herring , Conor Dooley , Tomasz Figa , linux-samsung-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v4 3/3] arm64: dts: exynos: Add CPU clocks for Exynos850 Date: Thu, 29 Feb 2024 19:51:18 -0600 Message-Id: <20240301015118.30072-3-semen.protsenko@linaro.org> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240301015118.30072-1-semen.protsenko@linaro.org> References: <20240301015118.30072-1-semen.protsenko@linaro.org> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240229_175121_787743_4B160D33 X-CRM114-Status: GOOD ( 12.38 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Define CPU cluster 0 and CPU cluster 1 CMUs, which generate CPU clocks, and add corresponding CPU clocks to CPU nodes. Signed-off-by: Sam Protsenko --- Changes in v4: - none Changes in v3: - none Changes in v2: - Added "for Exynos850" part to the commit title arch/arm64/boot/dts/exynos/exynos850.dtsi | 26 +++++++++++++++++++++++ 1 file changed, 26 insertions(+) diff --git a/arch/arm64/boot/dts/exynos/exynos850.dtsi b/arch/arm64/boot/dts/exynos/exynos850.dtsi index 2ba67c3d0681..0706c8534ceb 100644 --- a/arch/arm64/boot/dts/exynos/exynos850.dtsi +++ b/arch/arm64/boot/dts/exynos/exynos850.dtsi @@ -93,6 +93,8 @@ cpu0: cpu@0 { compatible = "arm,cortex-a55"; reg = <0x0>; enable-method = "psci"; + clocks = <&cmu_cpucl0 CLK_CLUSTER0_SCLK>; + clock-names = "cluster0_clk"; }; cpu1: cpu@1 { device_type = "cpu"; @@ -117,6 +119,8 @@ cpu4: cpu@100 { compatible = "arm,cortex-a55"; reg = <0x100>; enable-method = "psci"; + clocks = <&cmu_cpucl1 CLK_CLUSTER1_SCLK>; + clock-names = "cluster1_clk"; }; cpu5: cpu@101 { device_type = "cpu"; @@ -254,6 +258,28 @@ cmu_peri: clock-controller@10030000 { "dout_peri_uart", "dout_peri_ip"; }; + cmu_cpucl1: clock-controller@10800000 { + compatible = "samsung,exynos850-cmu-cpucl1"; + reg = <0x10800000 0x8000>; + #clock-cells = <1>; + + clocks = <&oscclk>, <&cmu_top CLK_DOUT_CPUCL1_SWITCH>, + <&cmu_top CLK_DOUT_CPUCL1_DBG>; + clock-names = "oscclk", "dout_cpucl1_switch", + "dout_cpucl1_dbg"; + }; + + cmu_cpucl0: clock-controller@10900000 { + compatible = "samsung,exynos850-cmu-cpucl0"; + reg = <0x10900000 0x8000>; + #clock-cells = <1>; + + clocks = <&oscclk>, <&cmu_top CLK_DOUT_CPUCL0_SWITCH>, + <&cmu_top CLK_DOUT_CPUCL0_DBG>; + clock-names = "oscclk", "dout_cpucl0_switch", + "dout_cpucl0_dbg"; + }; + cmu_g3d: clock-controller@11400000 { compatible = "samsung,exynos850-cmu-g3d"; reg = <0x11400000 0x8000>;