From patchwork Wed Mar 27 02:04:23 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bjorn Andersson X-Patchwork-Id: 13605476 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id C1EDEC54E67 for ; Wed, 27 Mar 2024 02:05:08 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:CC:To:In-Reply-To:References:Message-ID :MIME-Version:Subject:Date:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=MV12vkAG48rjqIBwbj6K41nT9oo8fLogyADski5kfvc=; b=25m+WqBRVTDTvJ eBgtvZeGvdS5l3kWOXOSyWhV6ud/tAuSyfzpz2O5NjkXsOx1i3fjc27y2cjrpJxATSAvFYjhHT5hO Yq6JIXNLemXe0y8AO4YCwtUL1LiamMda8b5kImdbn31r265jZ+WNJPqWal2wI4xqYUQ/t0zSEXZmA DwpwbqbjLZLiLUlThazAc/JX9uQMpdJTnRZz013DOfUk6P1j8P/MHoLFihmZMpq+GvVhaNq/VHvm4 lgZFhmcAZnQ93flTaJKa3h3d5iFqCR+u9FvAvhJ+oy2mw7bBO//YqpZhxJwlFKw0I+h/cgWdbdmyb Waxr/ZTSQqj7a6aWOvgA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1rpIev-000000079uh-0eYZ; Wed, 27 Mar 2024 02:04:57 +0000 Received: from mx0b-0031df01.pphosted.com ([205.220.180.131]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1rpIeg-000000079oY-1Rqu for linux-arm-kernel@lists.infradead.org; Wed, 27 Mar 2024 02:04:46 +0000 Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 42R0Yx1o022470; Wed, 27 Mar 2024 02:04:32 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= from:date:subject:mime-version:content-type :content-transfer-encoding:message-id:references:in-reply-to:to :cc; s=qcppdkim1; bh=NXtVgefK4raQ7faPqjNggnc9tYgAinpwX/+19HWeAgw =; b=d+CFBINCH8idOKWeWMinfcjd5FvlzQfqP+GdTZTClZZJTKzNhBca1lEaoNp 5CPztrnefQavU5J0ud2+jdAfNErVAMipDdHzNE3sTohvSQ1lSJWiKGCMxhtDcERE naY2o7dhi6GBy74B+wcJWdpoR7QHLXq7yQiuF670stdEgQYvDjyUFfWMTE9Fq2Oa LMlQjzwkI1UeNzmAh8Yjev6uKwQjpctmpOFzXKruXIsMyxedqaLC7Rt2E17ZiBIe 6XcxQdAQ8S8dmS6deOstprhx8MWCk/YdobcGlAjloCx3BMq5lkQ7mDgPFeXRnxix vybF+KgNzOaQYJSJtwBu2+HqVHw== Received: from nalasppmta03.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3x477yrc4s-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 27 Mar 2024 02:04:32 +0000 (GMT) Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA03.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 42R24VMA027983 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 27 Mar 2024 02:04:31 GMT Received: from [169.254.0.1] (10.49.16.6) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Tue, 26 Mar 2024 19:04:31 -0700 From: Bjorn Andersson Date: Tue, 26 Mar 2024 19:04:23 -0700 Subject: [PATCH v2 6/6] arm64: defconfig: Enable sc7280 display and gpu clock controllers MIME-Version: 1.0 Message-ID: <20240326-rb3gen2-dp-connector-v2-6-a9f1bc32ecaf@quicinc.com> References: <20240326-rb3gen2-dp-connector-v2-0-a9f1bc32ecaf@quicinc.com> In-Reply-To: <20240326-rb3gen2-dp-connector-v2-0-a9f1bc32ecaf@quicinc.com> To: , Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon , Dmitry Baryshkov CC: , , , , "Bjorn Andersson" X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=ed25519-sha256; t=1711505069; l=956; i=quic_bjorande@quicinc.com; s=20230915; h=from:subject:message-id; bh=kYZZCT+tVZo+wzi0+UGkVOFjutWFIRGaQL+n6olgMg0=; b=zkorffrQN9mVJC8RuXXwtfcolWMKRUwtUWWDvACQ24nysSOgx3ebbpq/n6xIw91LeWeCC/FRO T1T3C7weM+/CTWJP6fSlcry1ZRiQqoRWR6qDCfaBdJZU13DyJqyPKQk X-Developer-Key: i=quic_bjorande@quicinc.com; a=ed25519; pk=VkhObtljigy9k0ZUIE1Mvr0Y+E1dgBEH9WoLQnUtbIM= X-Originating-IP: [10.49.16.6] X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: gkvihbcHLx--v0QnJq73ln0SJ_QwFeYC X-Proofpoint-ORIG-GUID: gkvihbcHLx--v0QnJq73ln0SJ_QwFeYC X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2024-03-26_12,2024-03-21_02,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 priorityscore=1501 phishscore=0 adultscore=0 mlxscore=0 spamscore=0 lowpriorityscore=0 malwarescore=0 suspectscore=0 impostorscore=0 mlxlogscore=919 bulkscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2403210001 definitions=main-2403270012 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240326_190442_642373_A03C6168 X-CRM114-Status: GOOD ( 10.48 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Enable the SC7280 display and gpu clock controllers to enable display support on the QCS6490 RB3gen2. Reviewed-by: Dmitry Baryshkov Signed-off-by: Bjorn Andersson --- arch/arm64/configs/defconfig | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 6c45a465a071..a25a28e6117b 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -1287,6 +1287,7 @@ CONFIG_QCM_DISPCC_2290=m CONFIG_QCS_GCC_404=y CONFIG_QDU_GCC_1000=y CONFIG_SC_CAMCC_8280XP=m +CONFIG_SC_DISPCC_7280=m CONFIG_SC_DISPCC_8280XP=m CONFIG_SA_GCC_8775P=y CONFIG_SA_GPUCC_8775P=m @@ -1294,6 +1295,7 @@ CONFIG_SC_GCC_7180=y CONFIG_SC_GCC_7280=y CONFIG_SC_GCC_8180X=y CONFIG_SC_GCC_8280XP=y +CONFIG_SC_GPUCC_7280=m CONFIG_SC_GPUCC_8280XP=m CONFIG_SC_LPASSCC_8280XP=m CONFIG_SDM_CAMCC_845=m