From patchwork Fri May 24 09:05:12 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Siddharth Vadapalli X-Patchwork-Id: 13672896 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id D5274C25B74 for ; Fri, 24 May 2024 09:10:15 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=oZNxo0PRj8Bnh+3BkbGUkk4NNeHko1zFHKUiscXNxUo=; b=cHXh/Kqebxz5rn zgwlTaB3LVdRjOSiK7d1QZe22bEunr39dF61rNMxboJ2NuV8kLNAQVjj+A5jf28rvrerDNYPLDIKT TsALgh0Iy3nFJ3dyR6JL1nmIsSsFH6ccypLbZAQ/SFZ8QpWUxMAEL1UTw3qyelnXNOc+U8Hj3NK6d zK4SYv11QsiUNGry9esl+TCRs+iU/WWBAeKBEpO66AFrOSU8PSmr24CbMMU08zMQaLzdPAloXTdwp je8Dbzz8rGpdrH6Uc/SZdtbWdgbJRmyv6BEIPZDA61bLG0sqoqMVviTVYvlJCpjPn7KUd3Xn8uQJy AFCXebhVuAkN/IOzwr1A==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1sAQw4-00000008UnQ-2tUf; Fri, 24 May 2024 09:10:00 +0000 Received: from desiato.infradead.org ([2001:8b0:10b:1:d65d:64ff:fe57:4e05]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sAQw3-00000008Uml-0IAO for linux-arm-kernel@bombadil.infradead.org; Fri, 24 May 2024 09:09:59 +0000 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=infradead.org; s=desiato.20200630; h=Content-Type:Content-Transfer-Encoding :MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From: Sender:Reply-To:Content-ID:Content-Description; bh=0vvthN20lN+WXz+n5AK/7aVBNF87CbaFIzew0BHEqkU=; b=hfHyjMU4AKIZEmF+6aGA6kuFnj NczkD495+7hh0M3D/PnEEHYJ+Xl93iX9MVVm9MF+rEXXp3TCUghcw54Lmzo+kPRAHjeC3ZbGXTJkj kOw7Bn8udjSE4jdyhhRKOd2nu23DXYZhYVY7UYR8J39+JtOiiab0eQbS16oHw0VIat3Cv7K1FkLaP sYkDf6dyelVQafy3hH4nvhQ25lEXkDGnwutiZDuVZUIcdh3ohdW6mketqYa2QlPafilXk44snc/JW 7Wajrg1IBaJIYejLjdCVoay6rBHiKZDLVIdlBvDdmKRwhb4hVHIP5gVws+UR8Ll7F25gDYrAgLyUv U/iJRLww==; Received: from fllv0015.ext.ti.com ([198.47.19.141]) by desiato.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sAQsf-00000009k8i-0uLW for linux-arm-kernel@lists.infradead.org; Fri, 24 May 2024 09:09:43 +0000 Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 44O95ge5054220; Fri, 24 May 2024 04:05:42 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1716541542; bh=0vvthN20lN+WXz+n5AK/7aVBNF87CbaFIzew0BHEqkU=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=CfgpjrhFkA1w4+1D3BK1LOmeumYYLzYqxfnym9dvCxXDHNjPKT9rnQ0xwKHlk9efn ICc5ZzHTcmZ2oR3lcA3Yqf1ZmKHCCQeRiNd0KG3g83jNtWB1rpyQivUSHczpWl941O NuppQPF0dhMWSDTC/5TfcXRM66BGmMiSqraLJtI8= Received: from DFLE114.ent.ti.com (dfle114.ent.ti.com [10.64.6.35]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 44O95f1l095760 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 24 May 2024 04:05:41 -0500 Received: from DFLE110.ent.ti.com (10.64.6.31) by DFLE114.ent.ti.com (10.64.6.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Fri, 24 May 2024 04:05:41 -0500 Received: from lelvsmtp5.itg.ti.com (10.180.75.250) by DFLE110.ent.ti.com (10.64.6.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Fri, 24 May 2024 04:05:41 -0500 Received: from uda0492258.dhcp.ti.com (uda0492258.dhcp.ti.com [172.24.227.9]) by lelvsmtp5.itg.ti.com (8.15.2/8.15.2) with ESMTP id 44O95F7K017455; Fri, 24 May 2024 04:05:37 -0500 From: Siddharth Vadapalli To: , , , , , , , CC: , , , , , , Subject: [PATCH v3 5/7] arm64: dts: ti: k3-j722s: Add lane mux for Serdes1 Date: Fri, 24 May 2024 14:35:12 +0530 Message-ID: <20240524090514.152727-6-s-vadapalli@ti.com> X-Mailer: git-send-email 2.40.1 In-Reply-To: <20240524090514.152727-1-s-vadapalli@ti.com> References: <20240524090514.152727-1-s-vadapalli@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240524_100805_651257_120BEE59 X-CRM114-Status: GOOD ( 11.69 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org The Serdes1 instance of Serdes on J722S SoC can be muxed between PCIe0 and SGMII1. Update the "serdes_ln_ctrl" node adding support for the lane mux of Serdes1. Additionally, set the default muxing for Serdes1 Lane0 to PCIe0. Signed-off-by: Siddharth Vadapalli --- Current patch is v1. No changelog. arch/arm64/boot/dts/ti/k3-j722s-evm.dts | 3 ++- arch/arm64/boot/dts/ti/k3-j722s-main.dtsi | 5 +++-- 2 files changed, 5 insertions(+), 3 deletions(-) diff --git a/arch/arm64/boot/dts/ti/k3-j722s-evm.dts b/arch/arm64/boot/dts/ti/k3-j722s-evm.dts index a3bda39cc223..16c6ab8ee07e 100644 --- a/arch/arm64/boot/dts/ti/k3-j722s-evm.dts +++ b/arch/arm64/boot/dts/ti/k3-j722s-evm.dts @@ -401,7 +401,8 @@ &sdhci1 { }; &serdes_ln_ctrl { - idle-states = ; + idle-states = , + ; }; &serdes0 { diff --git a/arch/arm64/boot/dts/ti/k3-j722s-main.dtsi b/arch/arm64/boot/dts/ti/k3-j722s-main.dtsi index b069cecebfd9..48b77e476c77 100644 --- a/arch/arm64/boot/dts/ti/k3-j722s-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j722s-main.dtsi @@ -96,8 +96,9 @@ usb1: usb@31200000{ &main_conf { serdes_ln_ctrl: mux-controller@4080 { compatible = "reg-mux"; - reg = <0x4080 0x4>; + reg = <0x4080 0x14>; #mux-control-cells = <1>; - mux-reg-masks = <0x0 0x3>; /* SERDES0 lane0 select */ + mux-reg-masks = <0x0 0x3>, /* SERDES0 lane0 select */ + <0x10 0x3>; /* SERDES1 lane0 select */ }; };