From patchwork Sun Oct 20 18:21:18 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ivaylo Ivanov X-Patchwork-Id: 13843206 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id EF7DBD3C92A for ; Sun, 20 Oct 2024 18:28:05 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Transfer-Encoding: MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:Cc:To:From: Reply-To:Content-Type:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=YB/d8ya+iA886QHQfDVagGNmaaeyxRfUU+uDgU8KNSI=; b=a1Dze2zURlwjb7t1WhX0daI1md t+TQq3xW2pu6Q06K/SEoBBZ7vpg4IqPRTiSe774RzhMw/hWw4nA+kOmmNKyk/7Ot7uMvSE3/SA5JF +/h0HMkMvEz+cNVNXm1593r0RShecXr/jy2bkPS+nHmLD06mAN1nF34rshe2vFVGqiwiKX6fM2b8S kvNbC6ISvLCE7HjwL1n5OWBRM9TIpgFa9UkrWRJa756IaSiIx98g4+2KwKttGdYfABxGIkVVYDRLh Zmh+wQics01Lplg1VqkQyG422Mhdu60lTPKORuamReeBqW0Tx2OpccZURjw5AyXgz4GMC65m0t5P5 fSGWffOA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1t2aef-00000005Fv5-1xK6; Sun, 20 Oct 2024 18:27:53 +0000 Received: from mail-wm1-x332.google.com ([2a00:1450:4864:20::332]) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1t2aYx-00000005F8j-24KG for linux-arm-kernel@lists.infradead.org; Sun, 20 Oct 2024 18:22:00 +0000 Received: by mail-wm1-x332.google.com with SMTP id 5b1f17b1804b1-43155afca99so26678655e9.1 for ; Sun, 20 Oct 2024 11:21:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1729448517; x=1730053317; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=YB/d8ya+iA886QHQfDVagGNmaaeyxRfUU+uDgU8KNSI=; b=d+sAV9nxuaKFcKz/vlfXesa8o1Jw/RxLPZfssAXu1Xw1mHzH3+6lOy9IuWEqNUV8Tf 68XCmlOTewVCGSQ1H6QtqCCXsJWRQYLGLPqULt1FmJS9td5ETQKBpf53AbT0Q3wiJOp8 0wJfB6uOdx6pibUo9WZ4WJChK+BdKxjgu+3+oUQAqXg0GGhAVA5r1ub5539iwoZaAvW6 48u9jvsirMaITxXzTQ7/T5y9MeE1YYY+Q/HIvNVoWjyHcVsNOSbnPGOk5ZxKo+wv859z 87bCras2IX8ZEf5XrVOtsilIoDPeYtgrPNJ98ry/08slicJBCrm6qxGq7+On9hb7uedC gPdA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1729448517; x=1730053317; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=YB/d8ya+iA886QHQfDVagGNmaaeyxRfUU+uDgU8KNSI=; b=FRMpXDbJegv9ZOFO6/OHpfhD+4YZliANKtFO17hgrOFTa4YvYl0BPJFHZ1SSIUgo7L IqeOV5z5dsZ+nCIuy85+tzC2tu24bCk/MKYKP1brtBDb6lKrNxjMECsTCNyJwZo96+WE YasAsivvBNI0W3SBtRB807YdjOAjx5vHNGp1pmU2XGQI18grKHfiEVWwrGVFMnhD4RB6 HWOmMes4lzC1uS50Hpv5mdH61FskRMVFftKLUmuLSznQdysucr/E+Xb3Jcb3mkYZzzU9 Auz3BFyoFsv6rKmrsdr2XwW1z9ZizkjDs06oJr8lnfyXiwu73q5ag2L594lDmu5YkwYY JPVQ== X-Forwarded-Encrypted: i=1; AJvYcCXRFoTYmsRdYek9ovy9u32qN8bLz45o7xGWQBqbvdYRvEnbCvmBQ7sv1z97VHzGIgxFo9CV7deGalADjV0bHOQ/@lists.infradead.org X-Gm-Message-State: AOJu0YwhpO2Mb+HtGdSw5eerg6j1l7/j51hKe7ThMV3PL9Dveyc8mhdF 6Bv0R+UBIbomN+O0YYFN7QYyBaJRj6rFkKL3FiDcJhonJ2S2qKry X-Google-Smtp-Source: AGHT+IGugZhfDYe/BbnZuzhu75x/LfLnNt9NNzUAVI8e+4gLSVOjfsqQBBgKKgOE12vwsXyIiSmRbA== X-Received: by 2002:a05:6000:183:b0:376:dbb5:10c2 with SMTP id ffacd0b85a97d-37ecf08650fmr5774026f8f.29.1729448517433; Sun, 20 Oct 2024 11:21:57 -0700 (PDT) Received: from ivaylo-T580.. (91-139-201-119.stz.ddns.bulsat.com. [91.139.201.119]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-37ee0a48903sm2276459f8f.37.2024.10.20.11.21.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 20 Oct 2024 11:21:57 -0700 (PDT) From: Ivaylo Ivanov To: Krzysztof Kozlowski , Andi Shyti , Mark Brown , Alim Akhtar , Rob Herring , Conor Dooley , Daniel Lezcano , Thomas Gleixner Cc: linux-spi@vger.kernel.org, linux-samsung-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v1 3/6] arm64: dts: exynos: Add clock management unit nodes Date: Sun, 20 Oct 2024 21:21:18 +0300 Message-ID: <20241020182121.377969-4-ivo.ivanov.ivanov1@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241020182121.377969-1-ivo.ivanov.ivanov1@gmail.com> References: <20241020182121.377969-1-ivo.ivanov.ivanov1@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20241020_112159_554525_E68C1F96 X-CRM114-Status: GOOD ( 11.16 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add clock management unit nodes for: - cmu_top, which provides muxes, divs and gates for other CMUs - cmu_peris, which provides clocks for GIC and MCT - cmu_fsys0, which provides clocks for USBDRD30 - cmu_fsys1, which provides clocks for MMC, UFS and PCIE - cmu_peric0, which provides clocks for UART_DBG, USI00 ~ USI03 - cmu_peric1, which provides clocks for SPI_CAM0/1, UART_BT, USI04 ~ USI13 Signed-off-by: Ivaylo Ivanov --- arch/arm64/boot/dts/exynos/exynos8895.dtsi | 87 ++++++++++++++++++++++ 1 file changed, 87 insertions(+) diff --git a/arch/arm64/boot/dts/exynos/exynos8895.dtsi b/arch/arm64/boot/dts/exynos/exynos8895.dtsi index 223ebd482..802e135c4 100644 --- a/arch/arm64/boot/dts/exynos/exynos8895.dtsi +++ b/arch/arm64/boot/dts/exynos/exynos8895.dtsi @@ -5,6 +5,7 @@ * Copyright (c) 2024, Ivaylo Ivanov */ +#include #include / { @@ -159,6 +160,15 @@ chipid@10000000 { reg = <0x10000000 0x24>; }; + cmu_peris: clock-controller@10010000 { + compatible = "samsung,exynos8895-cmu-peris"; + reg = <0x10010000 0x8000>; + #clock-cells = <1>; + clocks = <&oscclk>, + <&cmu_top CLK_DOUT_CMU_PERIS_BUS>; + clock-names = "oscclk", "bus"; + }; + gic: interrupt-controller@10201000 { compatible = "arm,gic-400"; reg = <0x10201000 0x1000>, @@ -173,24 +183,93 @@ gic: interrupt-controller@10201000 { #size-cells = <1>; }; + cmu_peric0: clock-controller@10400000 { + compatible = "samsung,exynos8895-cmu-peric0"; + reg = <0x10400000 0x8000>; + #clock-cells = <1>; + clocks = <&oscclk>, + <&cmu_top CLK_DOUT_CMU_PERIC0_BUS>, + <&cmu_top CLK_DOUT_CMU_PERIC0_UART_DBG>, + <&cmu_top CLK_DOUT_CMU_PERIC0_USI00>, + <&cmu_top CLK_DOUT_CMU_PERIC0_USI01>, + <&cmu_top CLK_DOUT_CMU_PERIC0_USI02>, + <&cmu_top CLK_DOUT_CMU_PERIC0_USI03>; + clock-names = "oscclk", "bus", "uart_dbg", "usi00", + "usi01", "usi02", "usi03"; + }; + pinctrl_peric0: pinctrl@104d0000 { compatible = "samsung,exynos8895-pinctrl"; reg = <0x104d0000 0x1000>; interrupts = ; }; + cmu_peric1: clock-controller@10800000 { + compatible = "samsung,exynos8895-cmu-peric1"; + reg = <0x10800000 0x8000>; + #clock-cells = <1>; + clocks = <&oscclk>, + <&cmu_top CLK_DOUT_CMU_PERIC1_BUS>, + <&cmu_top CLK_DOUT_CMU_PERIC1_SPEEDY2>, + <&cmu_top CLK_DOUT_CMU_PERIC1_SPI_CAM0>, + <&cmu_top CLK_DOUT_CMU_PERIC1_SPI_CAM1>, + <&cmu_top CLK_DOUT_CMU_PERIC1_UART_BT>, + <&cmu_top CLK_DOUT_CMU_PERIC1_USI04>, + <&cmu_top CLK_DOUT_CMU_PERIC1_USI05>, + <&cmu_top CLK_DOUT_CMU_PERIC1_USI06>, + <&cmu_top CLK_DOUT_CMU_PERIC1_USI07>, + <&cmu_top CLK_DOUT_CMU_PERIC1_USI08>, + <&cmu_top CLK_DOUT_CMU_PERIC1_USI09>, + <&cmu_top CLK_DOUT_CMU_PERIC1_USI10>, + <&cmu_top CLK_DOUT_CMU_PERIC1_USI11>, + <&cmu_top CLK_DOUT_CMU_PERIC1_USI12>, + <&cmu_top CLK_DOUT_CMU_PERIC1_USI13>; + clock-names = "oscclk", "bus", "speedy2", "cam0", + "cam1", "uart_bt", "usi04", "usi05", + "usi06", "usi07", "usi08", "usi09", + "usi10", "usi11", "usi12", "usi13"; + }; + pinctrl_peric1: pinctrl@10980000 { compatible = "samsung,exynos8895-pinctrl"; reg = <0x10980000 0x1000>; interrupts = ; }; + cmu_fsys0: clock-controller@11000000 { + compatible = "samsung,exynos8895-cmu-fsys0"; + reg = <0x11000000 0x8000>; + #clock-cells = <1>; + clocks = <&oscclk>, + <&cmu_top CLK_DOUT_CMU_FSYS0_BUS>, + <&cmu_top CLK_DOUT_CMU_FSYS0_DPGTC>, + <&cmu_top CLK_DOUT_CMU_FSYS0_MMC_EMBD>, + <&cmu_top CLK_DOUT_CMU_FSYS0_UFS_EMBD>, + <&cmu_top CLK_DOUT_CMU_FSYS0_USBDRD30>; + clock-names = "oscclk", "bus", + "dpgtc", "mmc_embd", + "ufs_embd", "usbdrd30"; + }; + pinctrl_fsys0: pinctrl@11050000 { compatible = "samsung,exynos8895-pinctrl"; reg = <0x11050000 0x1000>; interrupts = ; }; + cmu_fsys1: clock-controller@11400000 { + compatible = "samsung,exynos8895-cmu-fsys1"; + reg = <0x11400000 0x8000>; + #clock-cells = <1>; + clocks = <&oscclk>, + <&cmu_top CLK_DOUT_CMU_FSYS1_BUS>, + <&cmu_top CLK_DOUT_CMU_FSYS1_MMC_CARD>, + <&cmu_top CLK_DOUT_CMU_FSYS1_PCIE>, + <&cmu_top CLK_DOUT_CMU_FSYS1_UFS_CARD>; + clock-names = "oscclk", "bus", "mmc_card", + "pcie", "ufs_card"; + }; + pinctrl_fsys1: pinctrl@11430000 { compatible = "samsung,exynos8895-pinctrl"; reg = <0x11430000 0x1000>; @@ -213,6 +292,14 @@ pinctrl_busc: pinctrl@15a30000 { interrupts = ; }; + cmu_top: clock-controller@15a80000 { + compatible = "samsung,exynos8895-cmu-top"; + reg = <0x15a80000 0x8000>; + #clock-cells = <1>; + clocks = <&oscclk>; + clock-names = "oscclk"; + }; + pmu_system_controller: system-controller@16480000 { compatible = "samsung,exynos8895-pmu", "samsung,exynos7-pmu", "syscon";