From patchwork Wed Feb 12 07:40:26 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peng Fan X-Patchwork-Id: 13971309 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 70F94C02198 for ; Wed, 12 Feb 2025 07:48:44 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:MIME-Version:Cc:To: In-Reply-To:References:Message-Id:Content-Transfer-Encoding:Content-Type: Subject:Date:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=gwJ6/lxr9FomupW0m1i8fOytNWU+gCFsnxkKpEd8NDk=; b=Slgv8jLhupwYEH5IFM/P8BkYyS S4L7F0W6uchLxbEKdJWPRpa6IGU4rmq/NFf+92r8AQsY7nPmFiJIIcgRKykTCyE4QHFOyJvBwf2iM ug1OIegSUsytvM+gk3BuoGdeK/p2wOlTAO1jUeU83Sv+UOtOSTF/LQPOexzOeDdRAbSMwpbUz7TrO 2R4U90KQiVvanvrRbHpLarlIUkdTvQxVEo/NBzEzFfLt18my172aBSMddyBCQJ/aKsLRdY7ebLC3V cZX1sYPnTGYbwW9vAUykddWqa2DW+/SOv9j9WXDnzM6bNe787ZdmNznRnISMPzG4BgjtiC2jeeS2n ZficCRZw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1ti7U2-00000006Wnk-3Xsv; Wed, 12 Feb 2025 07:48:34 +0000 Received: from mail-am6eur05on20618.outbound.protection.outlook.com ([2a01:111:f403:2612::618] helo=EUR05-AM6-obe.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1ti7NO-00000006VeK-3Vz4 for linux-arm-kernel@lists.infradead.org; Wed, 12 Feb 2025 07:41:44 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=cjeK6kEW/VK7yjEuSOZjd5SdMSDQtLKaoirutmjA7T31xwlKwN/gpmAcMJ8S9Lse3afj85ZRHGboLdhzb2UwDowjcVUc3aWTxsCH1dEpLHlTLOTAxhZeQM2UYS6uBkdEAtVUeAm8wUW8dYeKI6ABbKYzlEzDNUEOCn0IiB4s5uhkLRt9s7esC6JvH2jBf35VMGu9oT8Wpc225TegtVDOP+H7K2tQmzpGPdQvjIvkg62G/j3Jy56SFkUfENX8jrGRAX38Fy1hdggo/IUvo+AnqdODoO4vlG+2QrhuCy8JMSGGSGoZpx0urvcreirRpHyKDpLSb+B/9CX7C9YsETJhZQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=gwJ6/lxr9FomupW0m1i8fOytNWU+gCFsnxkKpEd8NDk=; b=Rh3ySw9n5WHsEjec8AC0IJOmC7I21v/KB/0KGUqbNHpNZzW51LBc5L1LWjpsttp5n7paZ8Pu2hU6oNCY7F30eSTs88LYVvXhXK0XaDT8p4rRm2ODeE+d5XemMoUh3XFacB54UdNXnkxj1R3Y9F9wacyTIYEU9c+RvmYNUAIN/o4A1GO19Z1GxtPnM4IOMUyZvkm1oV3ePPKcZMgr2C4/d3c2eCk41fNJuoQ4K3oUGO/WZbmv+tJCUVvo6X+DrUylksjY5tsAWp0rAwuwQFL6ub0xV1HXXoL4EZWlCEt823XkdCWYXznMgDE/09MA8C9ML9fZVScfQl6Gy2dsp6qbwA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=gwJ6/lxr9FomupW0m1i8fOytNWU+gCFsnxkKpEd8NDk=; b=LrnUpXcxjirta3fst6DpLHXyPreDFVUSDzFdjaqdW0WvMDyPjXZ6qlUb8kTWy4sysA/Mam0V7eIrXeclZTcUB/2ZANKYGOeOLuF0RcIZEkt/DX5h87E40+oPwZq7qPRfoWDwaYmkw3OjcE3JoL/DBYL+Bb5Qiz4dZJyGwMEZPYtKGiwYyikzgnv3CQxLv6tOkjWDwdzSuB66umTrrxeCDt5U6YTg5GnlAcEYDwQuymLPGFZHrvpDkFstihgBvWyheUnt6JrSy5YdIUvtIDjfEYIJcDYgZwGRTZ6E5JWQnE+taNBSffqVUyaORTMkfgGkNytX+Ks4Jj9oleD1H3cmNQ== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from PAXPR04MB8459.eurprd04.prod.outlook.com (2603:10a6:102:1da::15) by PA1PR04MB10865.eurprd04.prod.outlook.com (2603:10a6:102:48a::5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8422.18; Wed, 12 Feb 2025 07:41:38 +0000 Received: from PAXPR04MB8459.eurprd04.prod.outlook.com ([fe80::165a:30a2:5835:9630]) by PAXPR04MB8459.eurprd04.prod.outlook.com ([fe80::165a:30a2:5835:9630%3]) with mapi id 15.20.8445.008; Wed, 12 Feb 2025 07:41:38 +0000 From: "Peng Fan (OSS)" Date: Wed, 12 Feb 2025 15:40:26 +0800 Subject: [PATCH v2 4/7] firmware: arm_scmi: imx: Add i.MX95 CPU Protocol Message-Id: <20250212-imx-lmm-cpu-v2-4-3aee005968c1@nxp.com> References: <20250212-imx-lmm-cpu-v2-0-3aee005968c1@nxp.com> In-Reply-To: <20250212-imx-lmm-cpu-v2-0-3aee005968c1@nxp.com> To: Sudeep Holla , Cristian Marussi , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Dan Carpenter , linux-kernel@vger.kernel.org, arm-scmi@vger.kernel.org, linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, devicetree@vger.kernel.org, Peng Fan X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1739346036; l=10406; i=peng.fan@nxp.com; s=20230812; h=from:subject:message-id; bh=NvFULzB1HrCABVbOpkyWAcBVXMReXmha9//xPqxA0GY=; b=l9oAkRR1pIEzmROiDzXNITKyd0in4P9MIeQBsOTb4sy3cnyNczlBh5AvXzPmWvj+xqmB1Z3VA QSkj82HcQD4Dkpjv8nM+CUYIJKZ2P5hvQqkEhqUA0qiO7FEoazwZp7O X-Developer-Key: i=peng.fan@nxp.com; a=ed25519; pk=I4sJg7atIT1g63H7bb5lDRGR2gJW14RKDD0wFL8TT1g= X-ClientProxiedBy: SI2P153CA0014.APCP153.PROD.OUTLOOK.COM (2603:1096:4:140::6) To PAXPR04MB8459.eurprd04.prod.outlook.com (2603:10a6:102:1da::15) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PAXPR04MB8459:EE_|PA1PR04MB10865:EE_ X-MS-Office365-Filtering-Correlation-Id: 1fff6577-7ce0-4882-c380-08dd4b38af41 X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|7416014|376014|52116014|366016|1800799024|38350700014; X-Microsoft-Antispam-Message-Info: =?utf-8?q?9cnqZs+9MRGz7b6RPxr9iAJfpGPIVqn?= =?utf-8?q?op6FXiSfohb1IfIpnpVos2m4vMUBXOpKLVu2o79TFqRU3UTUP6DMPTWZK03f1RYgk?= =?utf-8?q?JckCKXqPFxoqyeQyFUx3PUIoS4vOSs6VnPDTejdtm+f0og2QV1fP7yncHYorHsH35?= =?utf-8?q?Ulp0XD6kBBVYyrTXMzebc6rMUmitUTCLDQnbv1ZKNJMesO01F2x3V8te/r3AFItx7?= =?utf-8?q?6f3pRwEHx/Rm+WueToUwHOD6qAj/iNceMwuixRQCfWTz8ZuFHwIK051l6y9Ix4uFY?= =?utf-8?q?3i5Z5bfmRiAW6KhqiIgI6SuKRgy7xK227WoqSJnfvNvQfUoNpokYeYKNIRMBm328s?= =?utf-8?q?23jTaUygmQweZqV2FGzJJorcqHaKVcWN/9u6BQ5EAIQJuMJP2fySUNP4EHYGGIVCZ?= =?utf-8?q?3/tjWhy/XNg3lRuM8XJwCAEitfPIgdz4dbzth+JP1cX4Jy9xquszLxAd1zmkYOGnB?= =?utf-8?q?6vMDrFzNiJvtVDAHaNaxU8T0yUz7OcA/EhHaBctUnkOQvruYtOpQLG5xBv1i89ics?= =?utf-8?q?DCjyiaOSrS1qaUByPxd+G58ERs0RUUzvAWfzQQFVf35ZQo91B1QFq5UY9Wo1zOC5M?= =?utf-8?q?sNHqPLG/IYd47PZcIkD1preG9fkZCyRWrJ+XULC4QNwsPldR45cZpeoD8uXlAPPqL?= =?utf-8?q?QwCiSN3jIanmHdJvQCMXFaodNdScnJWTh4tGwQA2Odz8SlOkfg1eEq1JgysXIN90P?= =?utf-8?q?rVq9ASql4S8uowZSsTFiZwedYs0pFCIEYpJ1qKNELJz1oUsdn7ndZU1+IZp4VIh5n?= =?utf-8?q?DTkdR96LRXqshAmTUCVaTyYLn1qRL9XrvCPBV5I1hWqWmhzurKhqzFrzkcv0Vmq4U?= =?utf-8?q?3XLu8IFxGJIAV4h13aNxCjkxodscgNVuWR2TqfQQXU5Mczo5ySDDcYoTFXf03g/Q3?= =?utf-8?q?v8oNV66uVBmUNBpMirkzpSUWQG238WxjZiLLsO9WCSLxqIpkCgN0DquoywPDFH/2/?= =?utf-8?q?VD6lDA1soAVwhFVUnYA5Z6HqPbDrz42Zew6UkruKGWGhPf3EN8A12W4rg8osOZDrr?= =?utf-8?q?hAfAJIAwA1t4TzjifU1OsjJGlX2bO99NuXR8K7Hqo1zLWq3GNCdt0rRs+pNaIlH9w?= =?utf-8?q?rxiN93/cqiBxQfPAfQmzCzB3VvOCSzPL15tAJTgVKftVarlMVuAi/+vY9fJ0Uqjgl?= =?utf-8?q?+dUlOs2We0wxChlCq9/JSuwFcSZoBOKxHy+/APsLI9OPTrTu1FOA9v/hURhx/pOuR?= =?utf-8?q?9JaRRBiD+W6bl9qs6xW8SxgY1KVncpXukXKJwNikJmkTQv7E2T2DVQ1QsC58NzfYR?= =?utf-8?q?6JahDSX/xIuFUOIFKHSYUJGrGn9uAdjeg4ZvEicpAhsPZL7PVGxppbU5d40j1uaAH?= =?utf-8?q?u4dtFM++K/nPQ1TxdL9Jb038s4a8mH+riYHPtdcxQEUpfQ4GDk5NbkPPb9e6vSybY?= =?utf-8?q?7/+1f5ELEHL?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB8459.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(7416014)(376014)(52116014)(366016)(1800799024)(38350700014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?wdhp8cd+fOCWuC//HEOflcqqNLCM?= =?utf-8?q?ilCLgd+K7JWdoIc9IWE24IMeJvEi1YGsVLOP8Sg6yGRZtU7j/8cl2+6QP2C770Wpl?= =?utf-8?q?6E6q8qu5VVXJSuOfYNgsfnasGa5zG2WfrNOHaOdGTmxdw4FktCTj7/qR5XpCOrGbV?= =?utf-8?q?O85PWuM0k8HxYGszC6CKLmcoHHCg4Qkvc1yrOUbtBco1r0mL2lXtjz7vjRNZVSRfr?= =?utf-8?q?Gad4vSJ6F+VihlaHip6OcTLxzFAoNQJx8WLl62wM5+XZ2Z9BFIa5TIpM2e8IVTeTk?= =?utf-8?q?rNkqda/cWv7g0IWI2Ivgx29nwHUNr06Y6Mz2Dx4XO+rW1KJ1HGaPGkZ0xboR4kQaP?= =?utf-8?q?eNoRxn9jt9Rrvibi2JYuDu5zw9T91alUH/wW545qANBJpBuTR7o5LPJEEP7D7FTTD?= =?utf-8?q?HyLr1QcQsPq/0LSdaO/elZconVMhYcipjXuamCmaEkmZV/jHNm76bfEirC3WBEalR?= =?utf-8?q?4F8D2dA2WvqIfoP6lHUEoZHDzdiWaIHg9/bKajXIA1NWItpRWUhYM01pJUIZX/1Ki?= =?utf-8?q?kgB0KsIk/tiWIbXiY4NOyUlIc2JrJs00w8v/hSeg4CDAUDghgNdjt9IJ68ws/uV9Y?= =?utf-8?q?uTiW5ihxw84fWPnj1Bc1qD8FLgDeDm2bAxsIWUZjoCSuYmHY3MRzwn9wj2iM7RNDe?= =?utf-8?q?ny0RUICCCoTEcs32ZjlSt8ESzBYgQ2zB0UB76vBxlvl/NKMCRnQrgUADWD8dTNv6p?= =?utf-8?q?omjHvrLgag50ek69uL8BONp3Nc5pgWqYdNiyx8KZULdYBMs0+YQosyPQDr09lWj+1?= =?utf-8?q?sBKM/MV8GA7HdNbrqmtR6fn0TPgTfTk4yD3xpHwCPECurfEQIBQDXqdCw+/+CfN7G?= =?utf-8?q?IUHV61VqHmbivGQ0h1JXeeXEdSBsKImqEB3+tQxhnmG0IAaCWvq+SmNEQuGl9Zd+U?= =?utf-8?q?Zqou5XXMnI41wPTMu5PjCJTrLbFjm2TDg+cgrYVn7cHj/VwsZG0hgz8slsEsyAmV0?= =?utf-8?q?Ene/SuhPfnJBau3Ir9AZUazC989h02nfnwaaifC4Sl+hDUrlBdijVn1Ul2nuCr8Xe?= =?utf-8?q?7K2a4t2WSCBhmKDcYC8MbZF+owUnVE8ANXA6SIUQRF6egXSir2RzeQONpuqC8FA9G?= =?utf-8?q?ZycVD9nhgk0ZpIGykQg0I27fxs6Wrm6N/pIyyqFtBd/Q93niQDvLRoAyAw90PBagc?= =?utf-8?q?3B6oGg8vft9HjCpqwKhHpW9z4ym10ZueMZiqzXI/Mbt/lhixDnKWZX1GU2DyF7jSN?= =?utf-8?q?6m7yMoQnjuihbpVwbi0bBxmYHYUEW8s+pC1G6H0WwseTVyWhp6zB9qV0L2KqXYnRc?= =?utf-8?q?yGSo0uEZRpOIACeQgs5J9YowcrhDgTRUt35wq2uyy63HzKkk2q3GJMMLYYgBSFLgg?= =?utf-8?q?6Yoem1vF3Zf/iNz31UnHeyVMzvsAHcuFKZ7Vc91Qjk2BJvRZ9ooLMXosEY53WhjlP?= =?utf-8?q?DeYY0gf8zlh3WU1kkeJSLx5y8244I28GC698Eifiat4gH2RnT6NlvuUwvyxvCSMSX?= =?utf-8?q?qM7AUCpqWgbqilGgDVT4DCoWk10EMMsRYF8IkKjcy+VryGxaY2RagY4eXYaUbhHs7?= =?utf-8?q?Um/f0m6G06fL?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 1fff6577-7ce0-4882-c380-08dd4b38af41 X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB8459.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 12 Feb 2025 07:41:38.8394 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: XTq14Xx/KR32vngWvfaC7+IT+9TgSrUhJR9vGovO76RmcVtggl4DbRVkTJyQxJe2J3jLxwmll9bInXDjJ76W0A== X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA1PR04MB10865 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20250211_234143_041003_D14BE317 X-CRM114-Status: GOOD ( 15.23 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org From: Peng Fan This protocol allows an agent to start, stop a CPU or set reset vector. It is used to manage auxiliary CPUs in an LM (e.g. additional cores in an AP cluster). Signed-off-by: Peng Fan --- drivers/firmware/arm_scmi/vendors/imx/Kconfig | 11 + drivers/firmware/arm_scmi/vendors/imx/Makefile | 1 + drivers/firmware/arm_scmi/vendors/imx/imx-sm-cpu.c | 287 +++++++++++++++++++++ include/linux/scmi_imx_protocol.h | 10 + 4 files changed, 309 insertions(+) diff --git a/drivers/firmware/arm_scmi/vendors/imx/Kconfig b/drivers/firmware/arm_scmi/vendors/imx/Kconfig index 1a936fc87d2350e2a21bccd45dfbeebfa3b90286..b5f13d0e40155e485f4d1696e9550645d888ef44 100644 --- a/drivers/firmware/arm_scmi/vendors/imx/Kconfig +++ b/drivers/firmware/arm_scmi/vendors/imx/Kconfig @@ -12,6 +12,17 @@ config IMX_SCMI_BBM_EXT To compile this driver as a module, choose M here: the module will be called imx-sm-bbm. +config IMX_SCMI_CPU_EXT + tristate "i.MX SCMI CPU EXTENSION" + depends on ARM_SCMI_PROTOCOL || (COMPILE_TEST && OF) + default y if ARCH_MXC + help + This enables i.MX System CPU Protocol to manage cpu + start, stop and etc. + + To compile this driver as a module, choose M here: the + module will be called imx-sm-cpu. + config IMX_SCMI_LMM_EXT tristate "i.MX SCMI LMM EXTENSION" depends on ARM_SCMI_PROTOCOL || (COMPILE_TEST && OF) diff --git a/drivers/firmware/arm_scmi/vendors/imx/Makefile b/drivers/firmware/arm_scmi/vendors/imx/Makefile index f39a99ccaf9af757475e8b112d224669444d7ddc..e3a5ea46345c89da1afae25e55698044672b7c28 100644 --- a/drivers/firmware/arm_scmi/vendors/imx/Makefile +++ b/drivers/firmware/arm_scmi/vendors/imx/Makefile @@ -1,4 +1,5 @@ # SPDX-License-Identifier: GPL-2.0-only obj-$(CONFIG_IMX_SCMI_BBM_EXT) += imx-sm-bbm.o +obj-$(CONFIG_IMX_SCMI_CPU_EXT) += imx-sm-cpu.o obj-$(CONFIG_IMX_SCMI_LMM_EXT) += imx-sm-lmm.o obj-$(CONFIG_IMX_SCMI_MISC_EXT) += imx-sm-misc.o diff --git a/drivers/firmware/arm_scmi/vendors/imx/imx-sm-cpu.c b/drivers/firmware/arm_scmi/vendors/imx/imx-sm-cpu.c new file mode 100644 index 0000000000000000000000000000000000000000..c815b58897c3b74dcc8ffdbbde9714f3c7e0784e --- /dev/null +++ b/drivers/firmware/arm_scmi/vendors/imx/imx-sm-cpu.c @@ -0,0 +1,287 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * System control and Management Interface (SCMI) NXP CPU Protocol + * + * Copyright 2025 NXP + */ + +#include +#include +#include +#include +#include +#include +#include + +#include "../../protocols.h" +#include "../../notify.h" + +#define SCMI_PROTOCOL_SUPPORTED_VERSION 0x10000 + +enum scmi_imx_cpu_protocol_cmd { + SCMI_IMX_CPU_ATTRIBUTES = 0x3, + SCMI_IMX_CPU_START = 0x4, + SCMI_IMX_CPU_STOP = 0x5, + SCMI_IMX_CPU_RESET_VECTOR_SET = 0x6, + SCMI_IMX_CPU_INFO_GET = 0xC, +}; + +struct scmi_imx_cpu_info { + u32 nr_cpu; +}; + +#define SCMI_IMX_CPU_PROTO_ATTR_NUM_CPUS(x) ((x) & 0xFFFF) +struct scmi_msg_imx_cpu_protocol_attributes { + __le32 attributes; +}; + +struct scmi_msg_imx_cpu_attributes_out { + __le32 attributes; +#define CPU_MAX_NAME 16 + u8 name[CPU_MAX_NAME]; +}; + +struct scmi_imx_cpu_reset_vector_set_in { + __le32 cpuid; +#define CPU_VEC_FLAGS_RESUME BIT(31) +#define CPU_VEC_FLAGS_START BIT(30) +#define CPU_VEC_FLAGS_BOOT BIT(29) + __le32 flags; + __le32 resetvectorlow; + __le32 resetvectorhigh; +}; + +struct scmi_imx_cpu_info_get_out { +#define CPU_RUN_MODE_START 0 +#define CPU_RUN_MODE_HOLD 1 +#define CPU_RUN_MODE_STOP 2 +#define CPU_RUN_MODE_SLEEP 3 + __le32 runmode; + __le32 sleepmode; + __le32 resetvectorlow; + __le32 resetvectorhigh; +}; + +static int scmi_imx_cpu_validate_cpuid(const struct scmi_protocol_handle *ph, + u32 cpuid) +{ + struct scmi_imx_cpu_info *info = ph->get_priv(ph); + + if (cpuid >= info->nr_cpu) + return -EINVAL; + + return 0; +} + +static int scmi_imx_cpu_start(const struct scmi_protocol_handle *ph, u32 cpuid) +{ + struct scmi_xfer *t; + int ret; + + ret = scmi_imx_cpu_validate_cpuid(ph, cpuid); + if (ret) + return ret; + + ret = ph->xops->xfer_get_init(ph, SCMI_IMX_CPU_START, sizeof(u32), + 0, &t); + if (ret) + return ret; + + put_unaligned_le32(cpuid, t->tx.buf); + ret = ph->xops->do_xfer(ph, t); + + ph->xops->xfer_put(ph, t); + + return ret; +} + +static int scmi_imx_cpu_stop(const struct scmi_protocol_handle *ph, u32 cpuid) +{ + struct scmi_xfer *t; + int ret; + + ret = scmi_imx_cpu_validate_cpuid(ph, cpuid); + if (ret) + return ret; + + ret = ph->xops->xfer_get_init(ph, SCMI_IMX_CPU_STOP, sizeof(u32), + 0, &t); + if (ret) + return ret; + + put_unaligned_le32(cpuid, t->tx.buf); + ret = ph->xops->do_xfer(ph, t); + + ph->xops->xfer_put(ph, t); + + return ret; +} + +static int scmi_imx_cpu_reset_vector_set(const struct scmi_protocol_handle *ph, + u32 cpuid, u64 vector, bool start, + bool boot, bool resume) +{ + struct scmi_imx_cpu_reset_vector_set_in *in; + struct scmi_xfer *t; + int ret; + u32 flags; + + ret = scmi_imx_cpu_validate_cpuid(ph, cpuid); + if (ret) + return ret; + + ret = ph->xops->xfer_get_init(ph, SCMI_IMX_CPU_RESET_VECTOR_SET, sizeof(*in), + 0, &t); + if (ret) + return ret; + + in = t->tx.buf; + in->cpuid = cpu_to_le32(cpuid); + flags = start ? CPU_VEC_FLAGS_START : 0; + flags |= boot ? CPU_VEC_FLAGS_BOOT : 0; + flags |= resume ? CPU_VEC_FLAGS_RESUME : 0; + in->flags = cpu_to_le32(flags); + in->resetvectorlow = cpu_to_le32(lower_32_bits(vector)); + in->resetvectorhigh = cpu_to_le32(upper_32_bits(vector)); + ret = ph->xops->do_xfer(ph, t); + + ph->xops->xfer_put(ph, t); + + return ret; +} + +static int scmi_imx_cpu_started(const struct scmi_protocol_handle *ph, u32 cpuid, + bool *started) +{ + struct scmi_imx_cpu_info_get_out *out; + struct scmi_xfer *t; + u32 mode; + int ret; + + *started = false; + ret = scmi_imx_cpu_validate_cpuid(ph, cpuid); + if (ret) + return ret; + + ret = ph->xops->xfer_get_init(ph, SCMI_IMX_CPU_INFO_GET, sizeof(u32), + 0, &t); + if (ret) + return ret; + + put_unaligned_le32(cpuid, t->tx.buf); + ret = ph->xops->do_xfer(ph, t); + if (!ret) { + out = t->rx.buf; + mode = le32_to_cpu(out->runmode); + if ((mode == CPU_RUN_MODE_START) || (mode == CPU_RUN_MODE_SLEEP)) + *started = true; + } + + ph->xops->xfer_put(ph, t); + + return ret; +} + +static const struct scmi_imx_cpu_proto_ops scmi_imx_cpu_proto_ops = { + .cpu_reset_vector_set = scmi_imx_cpu_reset_vector_set, + .cpu_start = scmi_imx_cpu_start, + .cpu_started = scmi_imx_cpu_started, + .cpu_stop = scmi_imx_cpu_stop, +}; + +static int scmi_imx_cpu_protocol_attributes_get(const struct scmi_protocol_handle *ph, + struct scmi_imx_cpu_info *info) +{ + struct scmi_msg_imx_cpu_protocol_attributes *attr; + struct scmi_xfer *t; + int ret; + + ret = ph->xops->xfer_get_init(ph, PROTOCOL_ATTRIBUTES, 0, + sizeof(*attr), &t); + if (ret) + return ret; + + attr = t->rx.buf; + + ret = ph->xops->do_xfer(ph, t); + if (!ret) { + info->nr_cpu = SCMI_IMX_CPU_PROTO_ATTR_NUM_CPUS(attr->attributes); + dev_info(ph->dev, "i.MX SM CPU: %d cpus\n", + info->nr_cpu); + } + + ph->xops->xfer_put(ph, t); + + return ret; +} + +static int scmi_imx_cpu_attributes_get(const struct scmi_protocol_handle *ph, + u32 cpuid) +{ + struct scmi_msg_imx_cpu_attributes_out *out; + char name[SCMI_SHORT_NAME_MAX_SIZE] = {'\0'}; + struct scmi_xfer *t; + int ret; + + ret = ph->xops->xfer_get_init(ph, SCMI_IMX_CPU_ATTRIBUTES, sizeof(u32), 0, &t); + if (ret) + return ret; + + put_unaligned_le32(cpuid, t->tx.buf); + ret = ph->xops->do_xfer(ph, t); + if (!ret) { + out = t->rx.buf; + strscpy(name, out->name, SCMI_SHORT_NAME_MAX_SIZE); + dev_info(ph->dev, "i.MX CPU: name: %s\n", name); + } else { + dev_err(ph->dev, "i.MX cpu: Failed to get info of cpu(%u)\n", cpuid); + } + + ph->xops->xfer_put(ph, t); + + return ret; +} + +static int scmi_imx_cpu_protocol_init(const struct scmi_protocol_handle *ph) +{ + struct scmi_imx_cpu_info *info; + u32 version; + int ret, i; + + ret = ph->xops->version_get(ph, &version); + if (ret) + return ret; + + dev_info(ph->dev, "NXP SM CPU Protocol Version %d.%d\n", + PROTOCOL_REV_MAJOR(version), PROTOCOL_REV_MINOR(version)); + + info = devm_kzalloc(ph->dev, sizeof(*info), GFP_KERNEL); + if (!info) + return -ENOMEM; + + ret = scmi_imx_cpu_protocol_attributes_get(ph, info); + if (ret) + return ret; + + for (i = 0; i < info->nr_cpu; i++) { + ret = scmi_imx_cpu_attributes_get(ph, i); + if (ret) + return ret; + } + + return ph->set_priv(ph, info, version); +} + +static const struct scmi_protocol scmi_imx_cpu = { + .id = SCMI_PROTOCOL_IMX_CPU, + .owner = THIS_MODULE, + .instance_init = &scmi_imx_cpu_protocol_init, + .ops = &scmi_imx_cpu_proto_ops, + .supported_version = SCMI_PROTOCOL_SUPPORTED_VERSION, + .vendor_id = SCMI_IMX_VENDOR, + .sub_vendor_id = SCMI_IMX_SUBVENDOR, +}; +module_scmi_protocol(scmi_imx_cpu); + +MODULE_DESCRIPTION("i.MX SCMI CPU driver"); +MODULE_LICENSE("GPL"); diff --git a/include/linux/scmi_imx_protocol.h b/include/linux/scmi_imx_protocol.h index 07779c36ef9a126907e26e304a8feca16fd60ab2..6aa76580718f2604a5da25f71fff564cf59dab45 100644 --- a/include/linux/scmi_imx_protocol.h +++ b/include/linux/scmi_imx_protocol.h @@ -16,6 +16,7 @@ #define SCMI_PROTOCOL_IMX_LMM 0x80 #define SCMI_PROTOCOL_IMX_BBM 0x81 +#define SCMI_PROTOCOL_IMX_CPU 0x82 #define SCMI_PROTOCOL_IMX_MISC 0x84 #define SCMI_IMX_VENDOR "NXP" @@ -88,4 +89,13 @@ struct scmi_imx_lmm_proto_ops { u32 flags); }; +struct scmi_imx_cpu_proto_ops { + int (*cpu_reset_vector_set)(const struct scmi_protocol_handle *ph, + u32 cpuid, u64 vector, bool start, + bool boot, bool resume); + int (*cpu_start)(const struct scmi_protocol_handle *ph, u32 cpuid); + int (*cpu_started)(const struct scmi_protocol_handle *ph, u32 cpuid, + bool *started); + int (*cpu_stop)(const struct scmi_protocol_handle *ph, u32 cpuid); +}; #endif