From patchwork Fri Feb 28 08:18:10 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ciprian Costea X-Patchwork-Id: 13995893 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id D5D0BC19776 for ; Fri, 28 Feb 2025 08:24:14 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:MIME-Version: Content-Transfer-Encoding:Content-Type:References:In-Reply-To:Message-ID:Date :Subject:Cc:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=6C/GgSaSd+uaLW9vO/Pps3MHb+u9D8mZakF8Rg7ADFY=; b=AQO3xV4ql2bL5PM334sZe7TVXa RS74fsWt9ERM+8tO2soesaFNIld1Q9WPqClsrlbTHMiofm8L7QKWFr4oYb7vqeGEGPhrG9h9rnfYf VmUT1CMJyKCz8Yu24HbuVOznF4IXaLnu1/gNAyvOyKaUNSrWnvmyZsu7Nn9keu8YKTIA6Whx4GhGA jCq70QAw4PmETgfmuQ//0B5jQ/XVm+OrsRVw7c0cxbFoh1/UELG1AJR4RD+52P0k5u21Sos0oO/7G wl1hVfpNRe0vzfY3vLx9STUpuymLEH7iAmh4q8W3nGwDnXMmSMnv3/XECse5UMJCq48CqZd2cOw9t f1DcI/fg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1tnvf9-0000000AATK-1NGY; Fri, 28 Feb 2025 08:24:03 +0000 Received: from mail-vi1eur05on20607.outbound.protection.outlook.com ([2a01:111:f403:2613::607] helo=EUR05-VI1-obe.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1tnvZo-0000000A9Gi-1uCT for linux-arm-kernel@lists.infradead.org; Fri, 28 Feb 2025 08:18:33 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=GhUG9wwaaCQF2zaV9uumKq0DdEDL1DxZ2ZUuRNpauZv9lZ6zb7a1dmuIuk7hNLxJKDPUbKwK7tRxr1OoVdIcfos+CVA5LmcRb6hzKQiQ1QSFt7LCwlXVi9uyatYpX6e8BglnHnGaW5O/sYP8APkkiBSKdsHhrfoXhe5ezf0hVk3h13xGuj5Ts+LBkPBim6R4v3vFQjAYPpvZWEI6nTquD6bC81gDi5u3hfZ6Tz3YjI7vdnR9R3ENaTeb0NZHePSeFlaUS7GVK0PEBlUa1Dsqv7KRulEG6qxdgv7cLmDXZ8w4YAyMy1Y4T7LZRi74Ri78c67fbYFqe6OWRfBQFb8zWw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=6C/GgSaSd+uaLW9vO/Pps3MHb+u9D8mZakF8Rg7ADFY=; b=Ho9wfeRVBtTHzkAzlyPc5tEB3xLiDavQZ8CTsIW6paWhzgfrHNziIIV3AkH0dCPVQmV/rlLAdH9e9SKwyXU4BQSYT7ncrDm6+xUUJmQsp+xFmdlOVj2GFYiYxmI0BMrakzfdaHM4foJcvL69t7buZ6BzRJ9PtxX58BjM8s0DDeFezwVIs7K3K3fETv56kvsgG+2F8vUevKwIIpk5qyY9sjB3fGPAeH6y3VMzeso+vtXEAsdbzAxhOMbPfVKHXETDMx97S+WxZgdLUbuS4KN7wuitAdgGoZCa6skJvQ9L8Tfvv93W1xvbGKuvezBzYZ3/y2C0gqpIlkRPUMuDCl6p4Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=6C/GgSaSd+uaLW9vO/Pps3MHb+u9D8mZakF8Rg7ADFY=; b=ud7B2F1ujQgdS2W6KpP+NWG4/JZYrBm6kD+c5A4JRUGsUUYz66C/rQ6mpj7EScXniNueADfLq1O+/69iD99IkZkN0E7a7LoZPnyCW86vdiBPL4ThvJfBiKMyZkEW4eMP3xUG1JD3ZHhL6dI32H2HADzHOSRhI5rEyVNdjxNz95vfaeJDKveXX2sNxMC+YPLZCH+Iu5MrENzOikCL+SVloHY954tI8Um/EvBiP1bPQ8HPUCOdtUSFxrlHx8Q14OBq3HJVJgm12mtHJPbszYIUKaDznHIsaIrdI2rDWxVrYkX3NvzDFCSbiJ55xUfbJwBv0iPWJvcRKW4nsLRaXrtA/g== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) by VI0PR04MB10688.eurprd04.prod.outlook.com (2603:10a6:800:25c::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8466.20; Fri, 28 Feb 2025 08:18:29 +0000 Received: from DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com ([fe80::708f:69ee:15df:6ebd%4]) with mapi id 15.20.8489.021; Fri, 28 Feb 2025 08:18:29 +0000 From: Ciprian Costea To: Alexandre Belloni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, NXP S32 Linux , imx@lists.linux.dev, Christophe Lizzi , Alberto Ruiz , Enric Balletbo , Ciprian Marian Costea , Bogdan Hamciuc , Ghennadi Procopciuc Subject: [PATCH v8 2/4] rtc: s32g: add NXP S32G2/S32G3 SoC support Date: Fri, 28 Feb 2025 10:18:10 +0200 Message-ID: <20250228081812.3115478-3-ciprianmarian.costea@oss.nxp.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20250228081812.3115478-1-ciprianmarian.costea@oss.nxp.com> References: <20250228081812.3115478-1-ciprianmarian.costea@oss.nxp.com> X-ClientProxiedBy: AM8P189CA0002.EURP189.PROD.OUTLOOK.COM (2603:10a6:20b:218::7) To DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|VI0PR04MB10688:EE_ X-MS-Office365-Filtering-Correlation-Id: 2f1eff66-3c05-4832-da34-08dd57d07b0e X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|366016|7416014|1800799024|376014; X-Microsoft-Antispam-Message-Info: =?utf-8?q?J7mhIUfUoFfFL3/30WnzY/M/CHnlUfD?= =?utf-8?q?VBSINTcViyxG6cbm/pz410Y+AAcdlG/kedYgTaI0doOQKJeJcjEdydOePpXcWB0jj?= =?utf-8?q?8S4VbUI3NgdHqYwzUTSaH+9CkRXsV/V3qrk5NF1ZeF4ogfqXm2MVjzcGoRMKz4IrX?= =?utf-8?q?ejggBo84Ao7WttfBDtLN59rMfpPKgizb7J7SlIVaFlbAAivVm+GOJnxxh7hKT7DnC?= =?utf-8?q?Rca5bkMO8fsQkeyOoMfAzTUZvh5aD5Fhr0l36ZI8lL7CXaEbaBxcTwQ6xitOwGdti?= =?utf-8?q?JxCltgAviwR5ebygRCsy7VTKTMTetNd2OrtBaTUSm4oOPhHqP8onXqfLQOZOO7xP8?= =?utf-8?q?PuxkdDBAI9KmKCMTDqXCGdrC+SX8HV8zRRBJGj1Noev7L9dZ1isURKPa42afxQ8t5?= =?utf-8?q?BlUZ86pZLvb55fxt67IIFv1aJ3VS32y/Oi32KoWlE5Ap6iEJCgfTAkEYAMn+LwKMs?= =?utf-8?q?ETsrLHi+L/dHQj5Ph8wP8hsWszstMVa3HFkR0qsECC/z4t7RLofl6811PAfPc2HX6?= =?utf-8?q?t1VP2u+NE7kKlgpuJjMzEjiVLHRsgf1xrhWcJA6thi4d6DvPrKhBrx/xKYd3YgJ5C?= =?utf-8?q?EkIgJWpJKwbZAVOLG2i3osGhw7/BW/8+b0RwFRd1gxFF02147f/kxo4s8qEBlzd/k?= =?utf-8?q?MSTwnoEaTwUEY8+eL3+EigaiAn6fpzUKVRK/JumLHiocFS8dio19Wu7kDUcFXYN8v?= =?utf-8?q?gtmEdwH7VBSVQ4z0YlktAAMdP+iO87youhfnKfAjjXpGZ0HmcDvwc2GjUI+M+cYJN?= =?utf-8?q?CzGhDvBby0n6FuDHeuVvv1KWpwcrIhw8XU3l6Ptm3kSa2zSIIhCCxgtdHyO4aCEYf?= =?utf-8?q?a1GMubyKQst02mIMbDLeyVUAtW2sQYvwTXgNUZR5EirVJE2C7iyVn8pTxrEIcDZd3?= =?utf-8?q?Jy+OgTlKipIkEqX/gPniTWrHSs39azuYwiIzCSfKb+dFd6NVMPN5aVTR5BDJ/0JwF?= =?utf-8?q?aijmTELG6XYaxR8P2mqc/WytH5kEKi/H0Fk0dliLzrdkCAj5AK3s9HE3RbZrLF1PO?= =?utf-8?q?8Qh37RFZU3fxqq6lxmo3P0iQnrdHXbqJHT+5GYPB6zHwh0GF0FaQz6XJz1/X5o1FR?= =?utf-8?q?RfBMfjL4aUHe8Cvx2R8EB7RpXuVkMAyHvNCEANL0Bp8+R47WpzZ3d3jqs/hnu1I57?= =?utf-8?q?ZYf6mlyVCFYK12kDvtsITKm5130bI8o1vAxWvGwDySKGfFVLCTHyg/P+uyZKZpYSf?= =?utf-8?q?yE5ViCmoFPyo21twTFCdAtvxs3y3vPIa1tRe1v5VnYSTJsDoTtYzlj1UB8S2mNH6s?= =?utf-8?q?ydlsmppiPtHB/HJJJTkC4D4Y1WokegQhP18FLYYq2ZP4Sh73Bpc0V1yttip+sCXS8?= =?utf-8?q?1wEaOETtIpJ8?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(366016)(7416014)(1800799024)(376014);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?q?8DbqTICHQ1ttEuxJhlu0I8lLxHzs?= =?utf-8?q?kgI9JmC5o2w5YkNcswp6pk+qZsgMo41AD4aKF1EuYoJD9VKNznvqKn5Qn/cql/Mih?= =?utf-8?q?aj9QFGYnElDor8Vp+/Fvy0uXX+dMIwlyDdqVAqHIjvRwRZJ5LZR7utu4LnypaYwpn?= =?utf-8?q?+4t4dnEwV2TsqrimacKDifj5ET9+uMtJeDBkYdp2BteLzi2PBL3L1TVxRMXuJfBEF?= =?utf-8?q?csHmh9M8M3UN9eIQMvZbU1PnhCLNgGyhbKNvI3tqY4G92GADwXwVZ5PHH6s5IGb4c?= =?utf-8?q?s9EBUUGVA5O5AY65nhm0uuHmuqdPm2Ro7u8zdg3k45q5C5DtWKrhh0Hg5zoLjiC16?= =?utf-8?q?RZJA27NcWvpL5I/BJfttl92MAJ3o0VeZLypo9LPdkkn49LCztzhknH2vlwSWVRIJr?= =?utf-8?q?5spRI4b22TIFXUiplHIOemiUzz7olonq3x86UDnumLsxGEwgPrBHXHnR5hgUT3hN7?= =?utf-8?q?glXfeCBSP841u8E58IWgA8Y9KJvtbT0Yd0kTzTC38LbjQimOUqkhJHRmfeokXZl5u?= =?utf-8?q?e4xDInYtJc1EEME8pDth5oQSAd/KM6MXpjpEj6DmDTrjqmUSAGyC9FuF75/WhhFU0?= =?utf-8?q?KlXblpTCb7PHR+hyb0c4mOpGmEyAlOGiGlY57dOcZdyF2T1Pu/RzNdrA222rVTFw6?= =?utf-8?q?xoRks9RaBlaQPrVItUvZgW9qsbgHnxwy8CMrQjxXGbwaxLJzLjNtWx+7rlsbKF95o?= =?utf-8?q?1I7TAD5/RfCp+ZDRB8G2xX9aNidQwe2tYjFAx77YUWDYT/QtWJqYx6Sq2AHv/JhiG?= =?utf-8?q?SzN+f2Yl7w+Aui10xvXkk/eGkqec9j1pKPUeaix7eXbZ1q+JdJmfV/QqHVRbPKyyL?= =?utf-8?q?JOWIcmbgiF6PGhcUAoiAYmJY9GTe3bUR3RjFpXCAySXNEdXTgV723wBOmJFO1DmIp?= =?utf-8?q?SrWPpAG7J3Q+OfznvTEFcRX7AzcO/xPdxfVGadhDgvUAOtnyv39NHfiWAm/WmOKUi?= =?utf-8?q?/K3F/Q+zzMs5o+ef+zqbkQuklqKH1OVm4DBiAzuvpypNUjnmXUSAjT5C2iEJz62fR?= =?utf-8?q?XzOq6L3WsMuDTmmfozPM9DLDSnQ9qoI6V+/HhKloHjJF6zAiXdrcyFxKXZkvQe7ec?= =?utf-8?q?m2p+sZv9X+k28i5h+V4nSm/aGB1pGJVaYTSWcz/woDUUaWFmgicpczi6W9s34nFED?= =?utf-8?q?vKk3rOxH5SYbjXsbgYn9CFFGajoNVmp9f54bzYaVwKJcbw1Jc6VpR4b3+DcJM+eXO?= =?utf-8?q?a9dNplJWCCek1cl5RBnE/vUneBNUGODIxamkN26kpbURRhA/Vj0TmZXlL935Bqn9Z?= =?utf-8?q?YyGhY+Oa8o6u6JGNLpb8jKMPCAU4oKBVoKDTamdFnl2y4m9z5H9ort8gG7OMwCTDa?= =?utf-8?q?mucdMLuTo8bQR+MSax1hYQ7kWy5SgXC3yDktuYPGHJY2VIr1VkttclIPFxcJpcWL4?= =?utf-8?q?0oQ2l+QSZUVHrXXIrqKK4fu9iOhYQvRBA6uHDeuLnp2oCUGnujXeUxRUrTLEjVyGS?= =?utf-8?q?MYwOfviJTIQ/l6P1r+zEyXxADVS7POGkggbDW1DwL1Vunh9u7tJ/fqz/93lrMI758?= =?utf-8?q?4tM+tvpmxXLGkfC5/umhEAylBrdvrKQ+Rg=3D=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 2f1eff66-3c05-4832-da34-08dd57d07b0e X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 Feb 2025 08:18:28.9382 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: fr65BwhI48Si/3DhYheMWRWanIhMSI7c653j5mivRogfBjzh8BDNRThbfc8KyzXADTeqtIfDnS1pT/i8wDTNzkJlgE3lW0kqIjTZQeLmrE4= X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI0PR04MB10688 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20250228_001832_513548_19F82CD6 X-CRM114-Status: GOOD ( 23.85 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org From: Ciprian Marian Costea Add a RTC driver for NXP S32G2/S32G3 SoCs. RTC tracks clock time during system suspend. It can be a wakeup source for the S32G2/S32G3 SoC based boards. The RTC module from S32G2/S32G3 is not battery-powered and it is not kept alive during system reset. Co-developed-by: Bogdan Hamciuc Signed-off-by: Bogdan Hamciuc Co-developed-by: Ghennadi Procopciuc Signed-off-by: Ghennadi Procopciuc Signed-off-by: Ciprian Marian Costea Reviewed-by: Frank Li --- drivers/rtc/Kconfig | 11 ++ drivers/rtc/Makefile | 1 + drivers/rtc/rtc-s32g.c | 386 +++++++++++++++++++++++++++++++++++++++++ 3 files changed, 398 insertions(+) create mode 100644 drivers/rtc/rtc-s32g.c diff --git a/drivers/rtc/Kconfig b/drivers/rtc/Kconfig index 0bbbf778ecfa..510dc2db745d 100644 --- a/drivers/rtc/Kconfig +++ b/drivers/rtc/Kconfig @@ -2103,4 +2103,15 @@ config RTC_DRV_AMLOGIC_A4 This driver can also be built as a module. If so, the module will be called "rtc-amlogic-a4". +config RTC_DRV_S32G + tristate "RTC driver for S32G2/S32G3 SoCs" + depends on ARCH_S32 || COMPILE_TEST + depends on COMMON_CLK + help + Say yes to enable RTC driver for platforms based on the + S32G2/S32G3 SoC family. + + This RTC module can be used as a wakeup source. + Please note that it is not battery-powered. + endif # RTC_CLASS diff --git a/drivers/rtc/Makefile b/drivers/rtc/Makefile index 489b4ab07068..e4b616ecd5ce 100644 --- a/drivers/rtc/Makefile +++ b/drivers/rtc/Makefile @@ -161,6 +161,7 @@ obj-$(CONFIG_RTC_DRV_RX8111) += rtc-rx8111.o obj-$(CONFIG_RTC_DRV_RX8581) += rtc-rx8581.o obj-$(CONFIG_RTC_DRV_RZN1) += rtc-rzn1.o obj-$(CONFIG_RTC_DRV_RENESAS_RTCA3) += rtc-renesas-rtca3.o +obj-$(CONFIG_RTC_DRV_S32G) += rtc-s32g.o obj-$(CONFIG_RTC_DRV_S35390A) += rtc-s35390a.o obj-$(CONFIG_RTC_DRV_S3C) += rtc-s3c.o obj-$(CONFIG_RTC_DRV_S5M) += rtc-s5m.o diff --git a/drivers/rtc/rtc-s32g.c b/drivers/rtc/rtc-s32g.c new file mode 100644 index 000000000000..251d86ab3046 --- /dev/null +++ b/drivers/rtc/rtc-s32g.c @@ -0,0 +1,386 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * Copyright 2025 NXP + */ + +#include +#include +#include +#include +#include + +#define RTCC_OFFSET 0x4ul +#define RTCS_OFFSET 0x8ul +#define APIVAL_OFFSET 0x10ul + +/* RTCC fields */ +#define RTCC_CNTEN BIT(31) +#define RTCC_APIEN BIT(15) +#define RTCC_APIIE BIT(14) +#define RTCC_CLKSEL_MASK GENMASK(13, 12) +#define RTCC_DIV512EN BIT(11) +#define RTCC_DIV32EN BIT(10) + +/* RTCS fields */ +#define RTCS_INV_API BIT(17) +#define RTCS_APIF BIT(13) + +#define APIVAL_MAX_VAL GENMASK(31, 0) +#define RTC_SYNCH_TIMEOUT (100 * USEC_PER_MSEC) + +/* + * S32G2 and S32G3 SoCs have RTC clock source1 reserved and + * should not be used. + */ +#define RTC_CLK_SRC1_RESERVED BIT(1) + +/* + * S32G RTC module has a 512 value and a 32 value hardware frequency + * divisors (DIV512 and DIV32) which could be used to achieve higher + * counter ranges by lowering the RTC frequency. + */ +enum { + DIV1 = 1, + DIV32 = 32, + DIV512 = 512, + DIV512_32 = 16384 +}; + +static const char *const rtc_clk_src[] = { + "source0", + "source1", + "source2", + "source3" +}; + +struct rtc_priv { + struct rtc_device *rdev; + void __iomem *rtc_base; + struct clk *ipg; + struct clk *clk_src; + const struct rtc_soc_data *rtc_data; + u64 rtc_hz; + time64_t sleep_sec; + int irq; + u32 clk_src_idx; +}; + +struct rtc_soc_data { + u32 clk_div; + u32 reserved_clk_mask; +}; + +static const struct rtc_soc_data rtc_s32g2_data = { + .clk_div = DIV512_32, + .reserved_clk_mask = RTC_CLK_SRC1_RESERVED, +}; + +static irqreturn_t s32g_rtc_handler(int irq, void *dev) +{ + struct rtc_priv *priv = platform_get_drvdata(dev); + u32 status; + + status = readl(priv->rtc_base + RTCS_OFFSET); + + if (status & RTCS_APIF) { + writel(0x0, priv->rtc_base + APIVAL_OFFSET); + writel(status | RTCS_APIF, priv->rtc_base + RTCS_OFFSET); + } + + rtc_update_irq(priv->rdev, 1, RTC_IRQF | RTC_AF); + + return IRQ_HANDLED; +} + +/* + * The function is not really getting time from the RTC since the S32G RTC + * has several limitations. Thus, to setup alarm use system time. + */ +static int s32g_rtc_read_time(struct device *dev, + struct rtc_time *tm) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + time64_t sec; + + if (check_add_overflow(ktime_get_real_seconds(), + priv->sleep_sec, &sec)) + return -ERANGE; + + rtc_time64_to_tm(sec, tm); + + return 0; +} + +static int s32g_rtc_read_alarm(struct device *dev, struct rtc_wkalrm *alrm) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + u32 rtcc, rtcs; + + rtcc = readl(priv->rtc_base + RTCC_OFFSET); + rtcs = readl(priv->rtc_base + RTCS_OFFSET); + + alrm->enabled = rtcc & RTCC_APIIE; + if (alrm->enabled) + alrm->pending = !(rtcs & RTCS_APIF); + + return 0; +} + +static int s32g_rtc_alarm_irq_enable(struct device *dev, unsigned int enabled) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + u32 rtcc; + + /* RTC API functionality is used both for triggering interrupts + * and as a wakeup event. Hence it should always be enabled. + */ + rtcc = readl(priv->rtc_base + RTCC_OFFSET); + rtcc |= RTCC_APIEN | RTCC_APIIE; + writel(rtcc, priv->rtc_base + RTCC_OFFSET); + + return 0; +} + +static int s32g_rtc_set_alarm(struct device *dev, struct rtc_wkalrm *alrm) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + unsigned long long cycles; + long long t_offset; + time64_t alrm_time; + u32 rtcs; + int ret; + + alrm_time = rtc_tm_to_time64(&alrm->time); + t_offset = alrm_time - ktime_get_real_seconds() - priv->sleep_sec; + if (t_offset < 0) + return -ERANGE; + + cycles = t_offset * priv->rtc_hz; + if (cycles > APIVAL_MAX_VAL) + return -ERANGE; + + /* APIVAL could have been reset from the IRQ handler. + * Hence, we wait in case there is a synchronization process. + */ + ret = read_poll_timeout(readl, rtcs, !(rtcs & RTCS_INV_API), + 0, RTC_SYNCH_TIMEOUT, false, priv->rtc_base + RTCS_OFFSET); + if (ret) + return ret; + + writel(cycles, priv->rtc_base + APIVAL_OFFSET); + + return read_poll_timeout(readl, rtcs, !(rtcs & RTCS_INV_API), + 0, RTC_SYNCH_TIMEOUT, false, priv->rtc_base + RTCS_OFFSET); +} + +/* + * Disable the 32-bit free running counter. + * This allows Clock Source and Divisors selection + * to be performed without causing synchronization issues. + */ +static void s32g_rtc_disable(struct rtc_priv *priv) +{ + u32 rtcc = readl(priv->rtc_base + RTCC_OFFSET); + + rtcc &= ~RTCC_CNTEN; + writel(rtcc, priv->rtc_base + RTCC_OFFSET); +} + +static void s32g_rtc_enable(struct rtc_priv *priv) +{ + u32 rtcc = readl(priv->rtc_base + RTCC_OFFSET); + + rtcc |= RTCC_CNTEN; + writel(rtcc, priv->rtc_base + RTCC_OFFSET); +} + +static int rtc_clk_src_setup(struct rtc_priv *priv) +{ + u32 rtcc; + + if (priv->rtc_data->reserved_clk_mask & (1 << priv->clk_src_idx)) + return -EOPNOTSUPP; + + rtcc = FIELD_PREP(RTCC_CLKSEL_MASK, priv->clk_src_idx); + + switch (priv->rtc_data->clk_div) { + case DIV512_32: + rtcc |= RTCC_DIV512EN; + rtcc |= RTCC_DIV32EN; + break; + case DIV512: + rtcc |= RTCC_DIV512EN; + break; + case DIV32: + rtcc |= RTCC_DIV32EN; + break; + case DIV1: + break; + default: + return -EINVAL; + } + + rtcc |= RTCC_APIEN | RTCC_APIIE; + /* + * Make sure the CNTEN is 0 before we configure + * the clock source and dividers. + */ + s32g_rtc_disable(priv); + writel(rtcc, priv->rtc_base + RTCC_OFFSET); + s32g_rtc_enable(priv); + + return 0; +} + +static const struct rtc_class_ops rtc_ops = { + .read_time = s32g_rtc_read_time, + .read_alarm = s32g_rtc_read_alarm, + .set_alarm = s32g_rtc_set_alarm, + .alarm_irq_enable = s32g_rtc_alarm_irq_enable, +}; + +static int rtc_clk_dts_setup(struct rtc_priv *priv, + struct device *dev) +{ + u32 i; + + priv->ipg = devm_clk_get_enabled(dev, "ipg"); + if (IS_ERR(priv->ipg)) + return dev_err_probe(dev, PTR_ERR(priv->ipg), + "Failed to get 'ipg' clock\n"); + + for (i = 0; i < ARRAY_SIZE(rtc_clk_src); i++) { + priv->clk_src = devm_clk_get_enabled(dev, rtc_clk_src[i]); + if (!IS_ERR(priv->clk_src)) { + priv->clk_src_idx = i; + break; + } + } + + if (IS_ERR(priv->clk_src)) + return dev_err_probe(dev, PTR_ERR(priv->clk_src), + "Failed to get rtc module clock source\n"); + + return 0; +} + +static int s32g_rtc_probe(struct platform_device *pdev) +{ + struct device *dev = &pdev->dev; + struct rtc_priv *priv; + unsigned long rtc_hz; + int ret; + + priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + priv->rtc_data = of_device_get_match_data(dev); + if (!priv->rtc_data) + return -ENODEV; + + priv->rtc_base = devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(priv->rtc_base)) + return PTR_ERR(priv->rtc_base); + + device_init_wakeup(dev, true); + + ret = rtc_clk_dts_setup(priv, dev); + if (ret) + return ret; + + priv->rdev = devm_rtc_allocate_device(dev); + if (IS_ERR(priv->rdev)) + return PTR_ERR(priv->rdev); + + ret = rtc_clk_src_setup(priv); + if (ret) + return ret; + + priv->irq = platform_get_irq(pdev, 0); + if (priv->irq < 0) { + ret = priv->irq; + goto disable_rtc; + } + + rtc_hz = clk_get_rate(priv->clk_src); + if (!rtc_hz) { + dev_err(dev, "Failed to get RTC frequency\n"); + ret = -EINVAL; + goto disable_rtc; + } + + priv->rtc_hz = rtc_hz / priv->rtc_data->clk_div; + if (rtc_hz % priv->rtc_data->clk_div) + priv->rtc_hz++; + + platform_set_drvdata(pdev, priv); + priv->rdev->ops = &rtc_ops; + + ret = devm_request_irq(dev, priv->irq, + s32g_rtc_handler, 0, dev_name(dev), pdev); + if (ret) { + dev_err(dev, "Request interrupt %d failed, error: %d\n", + priv->irq, ret); + goto disable_rtc; + } + + ret = devm_rtc_register_device(priv->rdev); + if (ret) + goto disable_rtc; + + return 0; + +disable_rtc: + s32g_rtc_disable(priv); + return ret; +} + +static int s32g_rtc_suspend(struct device *dev) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + u32 apival = readl(priv->rtc_base + APIVAL_OFFSET); + + if (check_add_overflow(priv->sleep_sec, div64_u64(apival, priv->rtc_hz), + &priv->sleep_sec)) { + dev_warn(dev, "Overflow on sleep cycles occurred. Resetting to 0.\n"); + priv->sleep_sec = 0; + } + + return 0; +} + +static int s32g_rtc_resume(struct device *dev) +{ + struct rtc_priv *priv = dev_get_drvdata(dev); + + /* The transition from resume to run is a reset event. + * This leads to the RTC registers being reset after resume from + * suspend. It is uncommon, but this behaviour has been observed + * on S32G RTC after issueing a Suspend to RAM operation. + * Thus, reconfigure RTC registers on the resume path. + */ + return rtc_clk_src_setup(priv); +} + +static const struct of_device_id rtc_dt_ids[] = { + { .compatible = "nxp,s32g2-rtc", .data = &rtc_s32g2_data}, + { /* sentinel */ }, +}; + +static DEFINE_SIMPLE_DEV_PM_OPS(s32g_rtc_pm_ops, + s32g_rtc_suspend, s32g_rtc_resume); + +static struct platform_driver s32g_rtc_driver = { + .driver = { + .name = "s32g-rtc", + .pm = pm_sleep_ptr(&s32g_rtc_pm_ops), + .of_match_table = rtc_dt_ids, + }, + .probe = s32g_rtc_probe, +}; +module_platform_driver(s32g_rtc_driver); + +MODULE_AUTHOR("NXP"); +MODULE_DESCRIPTION("NXP RTC driver for S32G2/S32G3"); +MODULE_LICENSE("GPL");