Message ID | CAK8P3a09DTN6GO5FK0hygdCx-Fh5JM=jdOTubpM4jcLjgTsjCA@mail.gmail.com (mailing list archive) |
---|---|
State | Mainlined |
Commit | d4db4e553249eda9016fab2e363c26e52c47926f |
Headers | show
Return-Path: <SRS0=6QyT=BN=lists.infradead.org=linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@kernel.org> Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 7B109722 for <patchwork-linux-arm@patchwork.kernel.org>; Mon, 3 Aug 2020 21:52:07 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 92FAF2076E for <patchwork-linux-arm@patchwork.kernel.org>; Mon, 3 Aug 2020 21:52:07 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=fail reason="signature verification failed" (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="zGUFw7WP" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 92FAF2076E Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=arndb.de Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:To:Subject:Message-ID:Date:From:In-Reply-To: References:MIME-Version:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=lMtr6ZQSQSYL2ldvQZolgSS/Kn/+LsrCUmo/JKOU9ns=; b=zGUFw7WPlFuPpyjsv08eO/dTU 1zYOo78OxuRikhCrUEnkQWj607oITLvOqnJyuXCrvGfq2DnQ50i26g5wLSYAit2AoPFkKc+PjMqw+ Au1D4AR3LyM0sPAyvD8pTT/SLHUXC0VUebx5t/WW3K/xLvrzJsuYZcElTmC8cUFkD87+iJg6yzfS3 vC8qqbyQ5NH2atZPOU0VCM1sE2asOZNgu6LAUMJJqQ4fXt1rK7EzIsM1KMveCbh1m8cQqbQV6tHdu DOSNdWDUnrrT+MM45e2hpCcDwQI6fhGdF9Mi9BAh2gjKG54LO16yMjkCKl65Y66pGt4b5XpgtFs4z C/hIyMInw==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1k2iM0-000466-6V; Mon, 03 Aug 2020 21:50:44 +0000 Received: from mout.kundenserver.de ([212.227.17.13]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1k2iLx-000452-8Q for linux-arm-kernel@lists.infradead.org; Mon, 03 Aug 2020 21:50:42 +0000 Received: from mail-qv1-f41.google.com ([209.85.219.41]) by mrelayeu.kundenserver.de (mreue107 [212.227.15.145]) with ESMTPSA (Nemesis) id 1MysFQ-1kyPHS1OAE-00vuOo for <linux-arm-kernel@lists.infradead.org>; Mon, 03 Aug 2020 23:50:36 +0200 Received: by mail-qv1-f41.google.com with SMTP id b2so7525179qvp.9 for <linux-arm-kernel@lists.infradead.org>; Mon, 03 Aug 2020 14:50:36 -0700 (PDT) X-Gm-Message-State: AOAM532a6GxXlihFzVw9G6F47KSAyzqAZzZAh0DT/Nc6ooT21IxGakT6 Q50Un8rm+U6/xag9L6nkFqGQM2FLdYF04ZpxfU0= X-Google-Smtp-Source: ABdhPJzHsoxIjaHacq62qezcpqMUuyqxJKIxMgpQ18UEM+jQbf2IsI5XuM1TLWBYhWRAdLCiCaTBTvVTFkVKjNeIJTY= X-Received: by 2002:a0c:e604:: with SMTP id z4mr7218865qvm.222.1596491435202; Mon, 03 Aug 2020 14:50:35 -0700 (PDT) MIME-Version: 1.0 References: <CAK8P3a1vFJ+uUGPGifZGhECXvxA=2u745WrGNZb08s1nHkZQ9g@mail.gmail.com> In-Reply-To: <CAK8P3a1vFJ+uUGPGifZGhECXvxA=2u745WrGNZb08s1nHkZQ9g@mail.gmail.com> From: Arnd Bergmann <arnd@arndb.de> Date: Mon, 3 Aug 2020 23:50:19 +0200 X-Gmail-Original-Message-ID: <CAK8P3a09DTN6GO5FK0hygdCx-Fh5JM=jdOTubpM4jcLjgTsjCA@mail.gmail.com> Message-ID: <CAK8P3a09DTN6GO5FK0hygdCx-Fh5JM=jdOTubpM4jcLjgTsjCA@mail.gmail.com> Subject: [GIT PULL 5/5] ARM: new SoC support for v5.9 To: Linus Torvalds <torvalds@linux-foundation.org> X-Provags-ID: V03:K1:iJy6PTNK62Afkz7LgAodCSWKnfJasEycZ9CvlwwaAMaVV50wtke clcAlxLW2UcSnlFPoNpLPH8LdU+f2QKkm0BGLSm/Ez/6SVmYDY8KXc7XD1kKIurFvjkRdzz tAdfTVhqPECp7F8jhvrN8kwbhe7wAVZ1SPCmOsN+3/ycg/b2sRSUq2ImfHEYHmIW7ZWzyMM r/qXqESuelWS9xtWpkt9Q== X-Spam-Flag: NO X-UI-Out-Filterresults: notjunk:1;V03:K0:WgR7SisjK8g=:U2gQwA48l69VYsQ5ljKOmY us0uZXP5+c2tqWgon61MOCiQm4tlil/Rc7KJMQLVqOgIMtFy29GR0vNfAqD02r92EGrcB5wXI mahE6YW9IQmDuxs82A29wKpRNi/DylTujgAAAkkgh4LtoqC2V0u/ldbK1ivH+PdNZDiM1O9N4 ryGckVdAYxz9iGfLiy52cBkn50RSMmh3RuL0PLMlY5i/Zx9tSHtXpUrJ2i0kzj8515SAXj8wX Vo3PUl/3CzuQ6FxlwyzBeHgi1eSP0id2nf5qLyhWWOJ0NL1BPKDhwf9Dxi7CEvioUZGbFRNON cgRDo01wKlYSiSt6zpJSYyHAvzfCrYxV7ZzmuzVRy9AYRH+ErZkmX1LgVRXjXX9RaaIROm7to hkfF/9LRaHE2CdutV578Dpbdf3/LgwvNP2Yb05BmDULsf/fTr4W9fz99aapfBidj3t+sdruvc BSPsquRlZRP9B5vzu+JIlWd+n+w+6K3N5qY7SwbMHEDcoVfXnQ+xTuU+mmFCD8q0d36QQQrwx OB+thYQkBaYvN5OLcW57GEJ7rRSD9S0N0RUe25/P/Zn6CHwjnKSPm7KzrQmA3niknY9qrt8N9 98/is/jofiA3sUeEw2Bzxw3S8wPrnGQksVZas1Fa2kvP/RPLvIQkvsCg7JSCalpnSGoCDVKgd fL7TFc6Dl5PT+6+1d7Zhm8wPd82VOKP7b96RQKt1+8HYVCSF5buSLpAQshJBOuIY5fAsE/1z1 zGHkPQTuDZeI46DcYl0JNO1AaqVznEMGi73sC54a3khODmiIVTXVsLLGl8awf4WZ5bU9ZF2Gp VEQ7kd7U4EgtletpMJqO1o9m+z42DTn4bOy4/3d6MyKqyHk8RPu+5/5QY69EoDS9FUuFxXH/O nmTU0FLkO19+wDj3oF1H2aVr0BYsZ55ZwNaIiywC9iBFWHPAFdjeTcUZ7k5JzO7/LhL1/pLSb TO2E1b03JR0Y5SGY/5bWQK+bcU3F4+gibJ8CvTawgCNTcHmNxVRDJ X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200803_175041_525102_D24D8FBE X-CRM114-Status: GOOD ( 21.51 ) X-Spam-Score: 0.0 (/) X-Spam-Report: SpamAssassin version 3.4.4 on merlin.infradead.org summary: Content analysis details: (0.0 points) pts rule name description ---- ---------------------- -------------------------------------------------- -0.0 RCVD_IN_DNSWL_NONE RBL: Sender listed at https://www.dnswl.org/, no trust [212.227.17.13 listed in list.dnswl.org] -0.0 RCVD_IN_MSPIKE_H2 RBL: Average reputation (+2) [212.227.17.13 listed in wl.mailspike.net] 0.0 SPF_HELO_NONE SPF: HELO does not publish an SPF Record 0.0 SPF_NONE SPF: sender does not publish an SPF Record X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: <linux-arm-kernel.lists.infradead.org> List-Unsubscribe: <http://lists.infradead.org/mailman/options/linux-arm-kernel>, <mailto:linux-arm-kernel-request@lists.infradead.org?subject=unsubscribe> List-Archive: <http://lists.infradead.org/pipermail/linux-arm-kernel/> List-Post: <mailto:linux-arm-kernel@lists.infradead.org> List-Help: <mailto:linux-arm-kernel-request@lists.infradead.org?subject=help> List-Subscribe: <http://lists.infradead.org/mailman/listinfo/linux-arm-kernel>, <mailto:linux-arm-kernel-request@lists.infradead.org?subject=subscribe> List-Id: <soc.lore.kernel.org> Cc: SoC Team <soc@kernel.org>, Linux Kernel Mailing List <linux-kernel@vger.kernel.org>, Linux ARM <linux-arm-kernel@lists.infradead.org> Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" <linux-arm-kernel-bounces@lists.infradead.org> Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org |
Series | ARM: SoC: changes for v5.9 | expand |
The pull request you sent on Mon, 3 Aug 2020 23:50:19 +0200:
> git://git.kernel.org/pub/scm/linux/kernel/git/soc/soc.git tags/arm-newsoc-5.9
has been merged into torvalds/linux.git:
https://git.kernel.org/torvalds/c/d4db4e553249eda9016fab2e363c26e52c47926f
Thank you!
The following changes since commit 48778464bb7d346b47157d21ffde2af6b2d39110: Linux 5.8-rc2 (2020-06-21 15:45:29 -0700) are available in the Git repository at: git://git.kernel.org/pub/scm/linux/kernel/git/soc/soc.git tags/arm-newsoc-5.9 for you to fetch changes up to 892900a70b6c6664fe9ce0d4e2a5b6b4c821c0e3: ARM: mstar: Correct the compatible string for pmsleep (2020-07-31 10:58:39 +0200) ---------------------------------------------------------------- ARM: new SoC support for v5.9 There are three SoC families newly dded to the 32-bit and 64-bit Arm architecture code in the kernel this time: - Daniel Palmer adds initial support for two chips made by MStar, a taiwanese SoC manufacturer that became part of Mediatek in 2012. For now, the added support is fairly minimal, with just two of its Cortex-A7 based 32-bit camera chips getting support for a limited set of on-chip peripherals. - Lars Povlsen from Microchip adds support for their new Sparx5 family of ethernet switch chips using 64-bit Cortex-A53 cores. These are descended from earlier VSC7xxx SparX and Ocelot chips using 32-bit MIPS cores. - Daniele Alessandrelli from Intel adds support for the new Keem Bay SoC for computer vision, built around a Movidius VPU with Linux running on Arm Cortex-A53 cores. Signed-off-by: Arnd Bergmann <arnd@arndb.de> ---------------------------------------------------------------- Daniel Palmer (25): dt-bindings: vendor-prefixes: Add mstar vendor prefix dt-bindings: vendor-prefixes: Add sstar vendor prefix dt-bindings: vendor-prefixes: Add 70mai vendor prefix dt-bindings: vendor-prefixes: Add thingy.jp prefix dt-bindings: arm: Add mstar YAML schema ARM: mstar: Add machine for MStar/Sigmastar Armv7 SoCs ARM: mstar: Add binding details for mstar,l3bridge ARM: mstar: Add Armv7 base dtsi ARM: mstar: Add infinity/infinity3 family dtsis ARM: mstar: Add mercury5 series dtsis ARM: mstar: Add dts for msc313(e) based BreadBee boards ARM: mstar: Add dts for 70mai midrive d08 ARM: mstar: Fix dts filename for 70mai midrive d08 dt-bindings: arm: mstar: Add binding details for mstar, pmsleep dt-bindings: arm: mstar: Move existing MStar binding descriptions ARM: mstar: Add IMI SRAM region ARM: mstar: Adjust IMI size of infinity ARM: mstar: Adjust IMI size for mercury5 ARM: mstar: Adjust IMI size for infinity3 ARM: mstar: Add PMU ARM: mstar: Add "pmsleep" node to base dtsi ARM: mstar: Add reboot support dt-bindings: mfd: syscon: add compatible string for mstar,msc313-pmsleep dt-bindings: arm: mstar: remove the binding description for mstar,pmsleep ARM: mstar: Correct the compatible string for pmsleep Daniele Alessandrelli (5): arm64: Add config for Keem Bay SoC dt-bindings: arm: Add Keem Bay bindings MAINTAINERS: Add maintainers for Keem Bay SoC arm64: dts: keembay: Add device tree for Keem Bay SoC arm64: dts: keembay: Add device tree for Keem Bay EVM board Lars Povlsen (8): dt-bindings: arm: sparx5: Add documentation for Microchip Sparx5 SoC arm64: sparx5: Add support for Microchip 2xA53 SoC arm64: dts: sparx5: Add basic cpu support arm64: dts: sparx5: Add pinctrl support dt-bindings: clock: sparx5: Add Sparx5 SoC DPLL clock dt-bindings: clock: sparx5: Add bindings include file arm64: dts: sparx5: Add Sparx5 SoC DPLL clock arm64: dts: sparx5: Add i2c devices, i2c muxes .../devicetree/bindings/arm/intel,keembay.yaml | 19 ++ .../devicetree/bindings/arm/microchip,sparx5.yaml | 65 ++++++ .../bindings/arm/mstar/mstar,l3bridge.yaml | 44 ++++ .../devicetree/bindings/arm/mstar/mstar.yaml | 33 +++ .../bindings/clock/microchip,sparx5-dpll.yaml | 52 +++++ Documentation/devicetree/bindings/mfd/syscon.yaml | 2 + .../devicetree/bindings/vendor-prefixes.yaml | 8 + MAINTAINERS | 28 +++ arch/arm/Kconfig | 2 + arch/arm/Makefile | 1 + arch/arm/boot/dts/Makefile | 4 + .../boot/dts/infinity-msc313-breadbee_crust.dts | 25 ++ arch/arm/boot/dts/infinity-msc313.dtsi | 14 ++ arch/arm/boot/dts/infinity.dtsi | 11 + arch/arm/boot/dts/infinity3-msc313e-breadbee.dts | 25 ++ arch/arm/boot/dts/infinity3-msc313e.dtsi | 14 ++ arch/arm/boot/dts/infinity3.dtsi | 11 + arch/arm/boot/dts/mercury5-ssc8336n-midrived08.dts | 25 ++ arch/arm/boot/dts/mercury5-ssc8336n.dtsi | 14 ++ arch/arm/boot/dts/mercury5.dtsi | 11 + arch/arm/boot/dts/mstar-v7.dtsi | 107 +++++++++ arch/arm/mach-mstar/Kconfig | 26 +++ arch/arm/mach-mstar/Makefile | 1 + arch/arm/mach-mstar/mstarv7.c | 80 +++++++ arch/arm64/Kconfig.platforms | 19 ++ arch/arm64/boot/dts/Makefile | 1 + arch/arm64/boot/dts/intel/Makefile | 1 + arch/arm64/boot/dts/intel/keembay-evm.dts | 37 +++ arch/arm64/boot/dts/intel/keembay-soc.dtsi | 123 ++++++++++ arch/arm64/boot/dts/microchip/Makefile | 4 + arch/arm64/boot/dts/microchip/sparx5.dtsi | 213 +++++++++++++++++ arch/arm64/boot/dts/microchip/sparx5_pcb125.dts | 21 ++ arch/arm64/boot/dts/microchip/sparx5_pcb134.dts | 17 ++ .../boot/dts/microchip/sparx5_pcb134_board.dtsi | 252 +++++++++++++++++++++ .../boot/dts/microchip/sparx5_pcb134_emmc.dts | 17 ++ arch/arm64/boot/dts/microchip/sparx5_pcb135.dts | 17 ++ .../boot/dts/microchip/sparx5_pcb135_board.dtsi | 92 ++++++++ .../boot/dts/microchip/sparx5_pcb135_emmc.dts | 17 ++ .../boot/dts/microchip/sparx5_pcb_common.dtsi | 19 ++ include/dt-bindings/clock/microchip,sparx5.h | 23 ++ 40 files changed, 1495 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/intel,keembay.yaml create mode 100644 Documentation/devicetree/bindings/arm/microchip,sparx5.yaml create mode 100644 Documentation/devicetree/bindings/arm/mstar/mstar,l3bridge.yaml create mode 100644 Documentation/devicetree/bindings/arm/mstar/mstar.yaml create mode 100644 Documentation/devicetree/bindings/clock/microchip,sparx5-dpll.yaml create mode 100644 arch/arm/boot/dts/infinity-msc313-breadbee_crust.dts create mode 100644 arch/arm/boot/dts/infinity-msc313.dtsi create mode 100644 arch/arm/boot/dts/infinity.dtsi create mode 100644 arch/arm/boot/dts/infinity3-msc313e-breadbee.dts create mode 100644 arch/arm/boot/dts/infinity3-msc313e.dtsi create mode 100644 arch/arm/boot/dts/infinity3.dtsi create mode 100644 arch/arm/boot/dts/mercury5-ssc8336n-midrived08.dts create mode 100644 arch/arm/boot/dts/mercury5-ssc8336n.dtsi create mode 100644 arch/arm/boot/dts/mercury5.dtsi create mode 100644 arch/arm/boot/dts/mstar-v7.dtsi create mode 100644 arch/arm/mach-mstar/Kconfig create mode 100644 arch/arm/mach-mstar/Makefile create mode 100644 arch/arm/mach-mstar/mstarv7.c create mode 100644 arch/arm64/boot/dts/intel/keembay-evm.dts create mode 100644 arch/arm64/boot/dts/intel/keembay-soc.dtsi create mode 100644 arch/arm64/boot/dts/microchip/Makefile create mode 100644 arch/arm64/boot/dts/microchip/sparx5.dtsi create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb125.dts create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb134.dts create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb134_board.dtsi create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb134_emmc.dts create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb135.dts create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb135_board.dtsi create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb135_emmc.dts create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb_common.dtsi create mode 100644 include/dt-bindings/clock/microchip,sparx5.h