From patchwork Fri Jun 24 11:59:15 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Vladimir Zapolskiy X-Patchwork-Id: 12894412 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id EBA53CCA482 for ; Fri, 24 Jun 2022 11:59:45 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229798AbiFXL7p (ORCPT ); Fri, 24 Jun 2022 07:59:45 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48424 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230008AbiFXL7o (ORCPT ); Fri, 24 Jun 2022 07:59:44 -0400 Received: from mail-lf1-x12d.google.com (mail-lf1-x12d.google.com [IPv6:2a00:1450:4864:20::12d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1D0696F7A3 for ; Fri, 24 Jun 2022 04:59:40 -0700 (PDT) Received: by mail-lf1-x12d.google.com with SMTP id f39so4104141lfv.3 for ; Fri, 24 Jun 2022 04:59:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=ZNKYYA6Un2lNN/EE5pAKYiS9ss57FNF2jAk/Iqf9+CQ=; b=JNdSlxahamASraxxuOalUnRK0Tp9+98zf9WFPmQ0GKXu1R5scPeGNdOwPihuyTtAeE vNecO/htHCLnJ1VfYJdCJg86FESfnpslh3udbPuAuPyys+69ESBmYRSnJ8alPH8XzroK nC2yCmDb6tBwvVAxF8UT/QPEf2TPeVzDDsWsk6fV9ACzQ1k9wNwhm8E+XvkRsMu5Gg1t o90RjRCzm3SprXbdmXByWzU7tbfQaVpF6bAj6qozECBOhjBgCe0FurXue9nYNG6kyrWn bUDSebznQXXCE94Cew+l7afmah0Nogw9SUmeNMubp3ncAFIcYn71JSGvIvnkzUWaK7Xw IQOQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=ZNKYYA6Un2lNN/EE5pAKYiS9ss57FNF2jAk/Iqf9+CQ=; b=b2n+rlvjYTZmKL+bJzenHW/JO44W/5zsO7xNckk8C+jQBvfYQqSTATZZ9ORVlZmGil IVNxaAUOnYfhkZTQuaTisfLn+5yG4Q1Mwuf29BdD4RcRO2tUjdrmINzFBh7O5FZtUNYG nnzBHPga8WlqYoPkaB7dA3K8wuZYEeXqr7/GeNKvzsR9sJjOBX24fwrFvoZEwsSeO7fU zrJpmIGnLtAcS0nO0uwuEcA8fOw076PBrBvRB9Bq/I2wh7nh94MC0C4rdT4Ug6ozlwTS NVd5Ft6K0LcJYGfGjvt5tQyejQs2RHTHhZE/mRYIT5yHc1upbRlqB51c0xst/laTZnwB OkOw== X-Gm-Message-State: AJIora+xf/6n1epzBr4VeE2q5XDWztvx1fy2HuBLW0c7xtSSVh8D+/kw LNFsvVw/9fL5CztClDnLBzDQIQ== X-Google-Smtp-Source: AGRyM1u2CFrwdiFhVHEBPsClbiJMVHCQhyn7tcpLEtk7rA3drKbNP4woChZkXZG5orfJOOZwBmL0cw== X-Received: by 2002:a05:6512:3403:b0:475:afe3:740b with SMTP id i3-20020a056512340300b00475afe3740bmr8837681lfr.436.1656071978387; Fri, 24 Jun 2022 04:59:38 -0700 (PDT) Received: from localhost.localdomain (88-112-131-206.elisa-laajakaista.fi. [88.112.131.206]) by smtp.gmail.com with ESMTPSA id w10-20020a2e9bca000000b0025a65ed7aa4sm262345ljj.51.2022.06.24.04.59.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 24 Jun 2022 04:59:38 -0700 (PDT) From: Vladimir Zapolskiy To: Bjorn Andersson Cc: Andy Gross , Rob Herring , Stephen Boyd , Michael Turquette , devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org Subject: [PATCH v8 0/7] clk: qcom: add camera clock controller driver for SM8450 SoC Date: Fri, 24 Jun 2022 14:59:15 +0300 Message-Id: <20220624115917.2524868-1-vladimir.zapolskiy@linaro.org> X-Mailer: git-send-email 2.33.0 MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org The patchset adds support of a camera clock controller found on QCOM SM8450 SoC, noticeably a camcc pll2 is a new "rivian evo" type of pll, its generic support is added in the series. Note that SM8450 ES variant has a slightly different configurtion, the published version is intended to support SM8450 CS SoC. Changes from v7 to v8: * rebased on top of v5.19-rc2, * added Stephen's tags, * improved an example found in added yaml file, * improved some of the commit messages, * narrowed down a list of included headers, * constified .hw.init anonymous structs. Changes from v6 to v7: * rebased on top of v5.19-rc1, * fixed a warning in a usage example found in yaml file. Changes from v5 to v6: * rebased on top of linux-next, * added Rob's tag, * fixed a topology of power domains around titan_top. Changes from v4 to v5: * fixed the same typo in a usage example found in yaml file as in v3 change. Changes from v3 to v4: * fixed a changed path in the yaml file. Changes from v2 to v3: * fixed a typo in a usage example found in yaml file, * renamed dt related files to match the compatible "qcom,sm8450-camcc", * minor fixes in the driver per review requests from Bjorn, * added Bjorn's tag to a change of exported symbols namespace. Changes from v1 to v2: * updated qcom,camcc-sm8450.yaml according to review comments from Rob, * changed qcom,camcc-sm8450.h licence to dual one, * disabled camcc device tree node by default, * added Stephen's tag, * rebased the series on top of clk-for-5.18 Vladimir Zapolskiy (7): dt-bindings: clock: add QCOM SM8450 camera clock bindings arm64: dts: qcom: sm8450: Add description of camera clock controller clk: qcom: clk-alpha-pll: fix clk_trion_pll_configure description clk: qcom: clk-alpha-pll: limit exported symbols to GPL licensed code clk: qcom: clk-alpha-pll: add Lucid EVO PLL configuration interfaces clk: qcom: clk-alpha-pll: add Rivian EVO PLL configuration interfaces clk: qcom: add camera clock controller driver for SM8450 SoC .../bindings/clock/qcom,sm8450-camcc.yaml | 89 + arch/arm64/boot/dts/qcom/sm8450.dtsi | 20 + drivers/clk/qcom/Kconfig | 7 + drivers/clk/qcom/Makefile | 1 + drivers/clk/qcom/camcc-sm8450.c | 2865 +++++++++++++++++ drivers/clk/qcom/clk-alpha-pll.c | 144 +- drivers/clk/qcom/clk-alpha-pll.h | 11 +- include/dt-bindings/clock/qcom,sm8450-camcc.h | 159 + 8 files changed, 3290 insertions(+), 6 deletions(-) create mode 100644 Documentation/devicetree/bindings/clock/qcom,sm8450-camcc.yaml create mode 100644 drivers/clk/qcom/camcc-sm8450.c create mode 100644 include/dt-bindings/clock/qcom,sm8450-camcc.h