From patchwork Mon May 27 14:21:46 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jun Nie X-Patchwork-Id: 13675416 Received: from mail-pf1-f182.google.com (mail-pf1-f182.google.com [209.85.210.182]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3550015EFAB for ; Mon, 27 May 2024 14:23:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.182 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716819806; cv=none; b=Tk0/PSf8pvxGXbv+k/AjqM53/w18qpSbv1UqAWNXz61iD6e7RVdQF6iTNlKGlSucDuhg9+tJdFx+5EAuHPZE1NTc6mwR+vjJKFN8Ieopquvp3sHYAS0aY6c8HeHy7r0P9YtT7TaLxFwA7qRQEYhdtNmjtTzxHzhh8ANqY7kPAlM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716819806; c=relaxed/simple; bh=sm44pjviolYcXIDxzIPWqNX7LR3G6mUIs56YucRNwwM=; h=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc; b=eSt5J+MgxuWeLyvVRmkhvi47U7OtqsdBrEDzSdK1swqmPSt1wrNiI1foL7OHxK6+XtyloA2qJQoOIx/DMgsJIN1bzSfUh17YUgjuzcG60yUQ42wXNorb13y08SafL3VWabCAVhi3U3wAUx6JhUuBVcdFD3/5LZISK5eJYju/yKk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=mmyBspOA; arc=none smtp.client-ip=209.85.210.182 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="mmyBspOA" Received: by mail-pf1-f182.google.com with SMTP id d2e1a72fcca58-6f8e9878514so2531691b3a.1 for ; Mon, 27 May 2024 07:23:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1716819804; x=1717424604; darn=vger.kernel.org; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:from:to:cc:subject:date:message-id:reply-to; bh=iAFaFyYmOhcqz6/0CsRDcA375GrElz4k011ZY6EWfEo=; b=mmyBspOA3eSuBiQJxF5b21ZBhhr8dxl895/L2D5nwSVyIn9VFHJBCLUvZGhRGYgWi2 IUeP/67inFCTMas9k/MFQ75kLcn2QabBmV7OKQKN7NPx8MPg/GdzepTsTqU1+A+AVVZC 3zPSSvKZjTlpH6wqxmBJp8Gtvam0SWd684KytEqjAzRW/Z9L0vUQ8S66NYhlB1krc6FO SXf2iCy/ZqcXGk63bDc5lX365djnvLcNoGVbBn5MJLTRJ2sYnY8MJuFGrKkO5xQ4GmvJ HXV62SEhDE0b0HVAUDSA8LcuzcA5vVSbd6c/EtFTSxQLSHTj3tmfMLRorqXgwS6hLUq6 sxBQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1716819804; x=1717424604; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=iAFaFyYmOhcqz6/0CsRDcA375GrElz4k011ZY6EWfEo=; b=CQWVhTELxKOk7NWYkk9Of7+kBzv+Pxq3o3qaVCxAfe1Jmsi0exehuVOkyaGRWnkvqk NzvQpm0kclhwy0mgLDoUJU4ZZbEHAS8kGHCCVcYjsT7AQYWnIrT2TDy5lwyRNU48lqyk kwXkEbitMT/HvLKnq4+cmXRZwuVs5HmvU8iI/fUAMPPRncDmpEU+SHU7trWUkqlx/8HT OIJHirU8u1knjx5zcB2MUaePqmIivJMFBw/q1d5SIzd2fTfaRBiL4nC7riShAiMiHtbM /bhp/CeIiv2Tb2EPC0lQF8kn5jvxnTHOzjH6WknJg52/unjCgX4JIdirdXDhvcEbzTvi Y07w== X-Gm-Message-State: AOJu0YzsTcSPr5pKR3ZxzFLihfI5jNn4np5BT7yyoWh82UA+p0XMnc8L 8ccHEe1y0jksq20TbU0qzkN3SeQ7U9NRX1VrGYwwFrZi95wvf/7BK/skJ5xBLu51bKupr4InhQx obaNuWA== X-Google-Smtp-Source: AGHT+IFc1iZS9wh9Is7k3xcIqgtRRQ9HCmO7nnfXJHnANhfsUFqEtGfj2zZjpZvOYRWLoYWyCsnRkg== X-Received: by 2002:a05:6a21:788c:b0:1ad:746:b15a with SMTP id adf61e73a8af0-1b212dfe3c0mr10634192637.47.1716819804334; Mon, 27 May 2024 07:23:24 -0700 (PDT) Received: from [127.0.1.1] ([112.64.61.67]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-6f8fbd3eb67sm5109895b3a.19.2024.05.27.07.23.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 27 May 2024 07:23:23 -0700 (PDT) From: Jun Nie Subject: [PATCH v5 0/6] Add DSC support to DSI video panel Date: Mon, 27 May 2024 22:21:46 +0800 Message-Id: <20240527-msm-drm-dsc-dsi-video-upstream-4-v5-0-f797ffba4682@linaro.org> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-B4-Tracking: v=1; b=H4sIAPqWVGYC/5WNQQ6CMBBFr0K6dkwdC1FX3sOwADrAJELJDDYa0 rtbuYGLv3h/8d5mlIRJza3YjFBk5TBnKA+F6cZmHgjYZzZo0dkSHUw6gZc87fIYInsK8Fp0FWo mcIBIiFXVt3S5mqxZhHp+74lHnXlkXYN89mJ0v/cPeXRggapTZ8vW2bPv70+eGwnHIIOpU0pf3 zrF6tEAAAA= To: Rob Clark , Abhinav Kumar , Dmitry Baryshkov , Sean Paul , Marijn Suijten , David Airlie , Daniel Vetter , Jessica Zhang , Vinod Koul Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, Jun Nie , Jonathan Marek X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1716819804; l=1945; i=jun.nie@linaro.org; s=20240403; h=from:subject:message-id; bh=sm44pjviolYcXIDxzIPWqNX7LR3G6mUIs56YucRNwwM=; b=Y7rs1ciLUI2OTmqboUiW7dxJf9Q6pb/KA0uo6G1fDAJQXyvhmaXXXIms5PqaUjuLCg25CbPC2 EME/sYC6vdvANroYFAd+6OSoTIRc5PdTNpMDjVmlpTO0yp1OBddakzz X-Developer-Key: i=jun.nie@linaro.org; a=ed25519; pk=MNiBt/faLPvo+iJoP1hodyY2x6ozVXL8QMptmsKg3cc= This is follow up update to Jonathan's patch set. Changes vs V4: - Polish width calculation with helper function - Split cfg2 compression bit into another patch Changes vs V3: - Rebase to latest msm-next-lumag branch. - Drop the slice_per_pkt change as it does impact basic DSC feature. - Remove change in generated dsi header - update DSC compressed width calculation with bpp and bpc - split wide bus impact on width into another patch - rename patch tile of VIDEO_COMPRESSION_MODE_CTRL_WC change - Polish warning usage - Add tags from reviewers Changes vs V2: - Drop the INTF_CFG2_DATA_HCTL_EN change as it is handled in latest mainline code. - Drop the bonded DSI patch as I do not have device to test it. - Address comments from version 2. Signed-off-by: Jun Nie Tested-by: Neil Armstrong # on SM8550-QRD Tested-by: Neil Armstrong # on SM8650-QRD Tested-by: Neil Armstrong # on SM8650-HDK --- Changes in v5: - Link to v4: https://lore.kernel.org/r/20240524-msm-drm-dsc-dsi-video-upstream-4-v4-0-e61c05b403df@linaro.org --- Jonathan Marek (4): drm/msm/dpu: fix video mode DSC for DSI drm/msm/dsi: set video mode widebus enable bit when widebus is enabled drm/msm/dsi: set VIDEO_COMPRESSION_MODE_CTRL_WC drm/msm/dsi: add a comment to explain pkt_per_line encoding Jun Nie (2): drm/msm/dpu: adjust data width for widen bus case drm/msm/dpu: enable compression bit in cfg2 for DSC drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c | 2 +- drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys.h | 8 ++++++++ drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c | 18 ++++++++++++++++++ drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c | 13 +++++++++++++ drivers/gpu/drm/msm/dsi/dsi_host.c | 10 +++++++++- 5 files changed, 49 insertions(+), 2 deletions(-) --- base-commit: e6428bcb611f6c164856a41fc5a1ae8471a9b5a9 change-id: 20240524-msm-drm-dsc-dsi-video-upstream-4-22e2266fbe89 Best regards,