From patchwork Fri Apr 17 23:49:07 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 6235931 Return-Path: X-Original-To: patchwork-linux-arm-msm@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork1.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.136]) by patchwork1.web.kernel.org (Postfix) with ESMTP id 122469F2EC for ; Fri, 17 Apr 2015 23:49:39 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id 671FD20398 for ; Fri, 17 Apr 2015 23:49:37 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 7E8F62038E for ; Fri, 17 Apr 2015 23:49:36 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932094AbbDQXtf (ORCPT ); Fri, 17 Apr 2015 19:49:35 -0400 Received: from mail-pd0-f174.google.com ([209.85.192.174]:34162 "EHLO mail-pd0-f174.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932074AbbDQXte (ORCPT ); Fri, 17 Apr 2015 19:49:34 -0400 Received: by pdbqa5 with SMTP id qa5so142727244pdb.1 for ; Fri, 17 Apr 2015 16:49:34 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=qhO8dpoCC59ckh1ScL2ifSZf4vKazRKycR476A3E4vE=; b=fs2p54eHytZxZiRIQ11OnOwiYmVsQ6ljuuLmP5X6SYJ4/Vd4I2wkT9arEEktt1T5ko MD8MjJgIcXWrGjv/6NKKqOAuOcgL7GgZG9AzGOCqaInzb+k7Ww8/Ws81vnoG4/gFfER6 ar3qGDfhQGE7Ya8UMTwDT2NjDPTplC8cNmWrq42fwvc++SClDc1G6KbVS7nCC2YWgrU6 QIlriKmS/oRZtrHAp2e8HyL1z/BdfdS1PS5JQDHN7WYObRL0Ryhc1uRf8cWqPA7uJQ9y ouSqkXqe4awzD9kq04CIXyevM5M6cBxA8Q7ywYOsNv2HO1lQfWPKdpjJ3DBQ9oL1gkRY URHw== X-Gm-Message-State: ALoCoQkg9DFEW7rGpvSokIiPbPzJGRbKaPI4QzhUIGd5idCEejxEa9oUSo7ZUOrsy6Ee4XDX7tpq X-Received: by 10.68.198.65 with SMTP id ja1mr9426856pbc.143.1429314574484; Fri, 17 Apr 2015 16:49:34 -0700 (PDT) Received: from ubuntu.localdomain (i-global254.qualcomm.com. [199.106.103.254]) by mx.google.com with ESMTPSA id hv7sm11157144pdb.86.2015.04.17.16.49.30 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 17 Apr 2015 16:49:33 -0700 (PDT) From: Lina Iyer To: arnd@arndb.de, catalin.marinas@arm.com, mark.rutland@arm.com, Will.Deacon@arm.com, lorenzo.pieralisi@arm.com Cc: daniel.lezcano@linaro.org, khilman@linaro.org, sboyd@codeaurora.org, galak@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org, msivasub@codeaurora.org, agross@codeaurora.org, mlocke@codeaurora.org, bryanh@codeaurora.org, Lina Iyer Subject: [PATCH RFC 5/7] arm64: dts: Add power-controller device bindings for QCOM 8916 SoC Date: Fri, 17 Apr 2015 17:49:07 -0600 Message-Id: <1429314549-6730-6-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 2.1.0 In-Reply-To: <1429314549-6730-1-git-send-email-lina.iyer@linaro.org> References: <1429314549-6730-1-git-send-email-lina.iyer@linaro.org> Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org X-Spam-Status: No, score=-6.9 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_HI, T_RP_MATCHES_RCVD, UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP CPUs on the MSM8916 SoC has a power controller for each cpu that aids in regualting power during active and idle usecase. Add SAW device bindings for each cpu and L2. Signed-off-by: Lina Iyer --- arch/arm64/boot/dts/qcom/msm8916.dtsi | 24 ++++++++++++++++++++++++ 1 file changed, 24 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/msm8916.dtsi b/arch/arm64/boot/dts/qcom/msm8916.dtsi index ac4b3e5..a3232be 100644 --- a/arch/arm64/boot/dts/qcom/msm8916.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916.dtsi @@ -51,6 +51,7 @@ enable-method = "qcom,arm-cortex-acc"; qcom,acc = <&acc0>; next-level-cache = <&L2_0>; + qcom,saw = <&saw0>; L2_0: l2-cache { compatible = "arm,arch-cache"; cache-level = <2>; @@ -65,6 +66,7 @@ enable-method = "qcom,arm-cortex-acc"; qcom,acc = <&acc1>; next-level-cache = <&L2_0>; + qcom,saw = <&saw1>; }; CPU2: cpu@2 { @@ -74,6 +76,7 @@ enable-method = "qcom,arm-cortex-acc"; qcom,acc = <&acc2>; next-level-cache = <&L2_0>; + qcom,saw = <&saw2>; }; CPU3: cpu@3 { @@ -83,6 +86,7 @@ enable-method = "qcom,arm-cortex-acc"; qcom,acc = <&acc3>; next-level-cache = <&L2_0>; + qcom,saw = <&saw3>; }; }; @@ -254,5 +258,25 @@ reg = <0x0b0b8000 0x1000>, <0x0b008000 0x1000>; }; + + saw0: power-controller@B089000 { + compatible = "qcom,msm8916-saw2-v3.0-cpu"; + reg = <0xB089000 0x1000>, <0xB009000 0x1000>; + }; + + saw1: power-controller@B099000 { + compatible = "qcom,msm8916-saw2-v3.0-cpu"; + reg = <0xB099000 0x1000>, <0xB009000 0x1000>; + }; + + saw2: power-controller@B0A9000 { + compatible = "qcom,msm8916-saw2-v3.0-cpu"; + reg = <0xB0A9000 0x1000>, <0xB009000 0x1000>; + }; + + saw3: power-controller@B0B9000 { + compatible = "qcom,msm8916-saw2-v3.0-cpu"; + reg = <0xB0B9000 0x1000>, <0xB009000 0x1000>; + }; }; };