From patchwork Mon May 21 11:25:32 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ilia Lin X-Patchwork-Id: 10414779 X-Patchwork-Delegate: agross@codeaurora.org Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id 0A992600CC for ; Mon, 21 May 2018 11:27:36 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id EF57328829 for ; Mon, 21 May 2018 11:27:35 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id E39062882B; Mon, 21 May 2018 11:27:35 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-7.8 required=2.0 tests=BAYES_00,DKIM_SIGNED, MAILING_LIST_MULTI, RCVD_IN_DNSWL_HI, T_DKIM_INVALID autolearn=unavailable version=3.3.1 Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id C3DB12882A for ; Mon, 21 May 2018 11:27:34 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752810AbeEUL1S (ORCPT ); Mon, 21 May 2018 07:27:18 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:42486 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752884AbeEUL1M (ORCPT ); Mon, 21 May 2018 07:27:12 -0400 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id D39DA60F74; Mon, 21 May 2018 11:27:10 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1526902032; bh=rPwQ5oX8Dalq/SCSkw55j7uKqGb2KXDZQavsJR4Ez0I=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=K1lpCLjiclwnoMUMkXfCL9zq68d+KWs4fXoOyXyiMWE6eer0+m9OUxSJVSg1ivwDf tlvcjFodJc9GkgNuLRRNDiDHofeONN6bCTa4F7XL5Uo6puV4fLplwZyYkxjplun6vE Zv2dbyFtJBceCCT8fVpkg8G1UPOKFBzFbVlRn6qQ= Received: from lx-ilial.mea.qualcomm.com (unknown [185.23.60.4]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: ilialin@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id 30ADE60C54; Mon, 21 May 2018 11:27:03 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1526902028; bh=rPwQ5oX8Dalq/SCSkw55j7uKqGb2KXDZQavsJR4Ez0I=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=bUE4H0A1vks3rY5gA3peZLKoh7UNwddpO+OENlxGY8ZeFLePJ1f+0/6JWTLJvY7qZ OMytA5EehgHgTuaMEJA52AW6Cw79IqjYO9IjNKrBa1cgIw6+A+CIHPkfCl0/M/xZfx udauunv2VghMHcHLksC23xattk1TYQQESID1PYJE= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 30ADE60C54 Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=ilialin@codeaurora.org From: Ilia Lin To: mturquette@baylibre.com, sboyd@kernel.org, robh@kernel.org, mark.rutland@arm.com, viresh.kumar@linaro.org, nm@ti.com, lgirdwood@gmail.com, broonie@kernel.org, andy.gross@linaro.org, david.brown@linaro.org, catalin.marinas@arm.com, will.deacon@arm.com, rjw@rjwysocki.net, linux-clk@vger.kernel.org Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org, linux-arm-kernel@lists.infradead.org, rnayak@codeaurora.org, ilialin@codeaurora.org, amit.kucheria@linaro.org, nicolas.dechesne@linaro.org, celster@codeaurora.org, tfinkel@codeaurora.org Subject: [PATCH v9 15/15] dt: qcom: Add SAW regulator for 8x96 CPUs Date: Mon, 21 May 2018 14:25:32 +0300 Message-Id: <1526901932-9514-16-git-send-email-ilialin@codeaurora.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1526901932-9514-1-git-send-email-ilialin@codeaurora.org> References: <1526901932-9514-1-git-send-email-ilialin@codeaurora.org> Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP 1. Add syscon node for the SAW CPU registers 2. Add SAW regulators gang definition for s8-s11 3. Add voltages to the OPP tables 4. Add the s11 SAW regulator as CPU regulator Signed-off-by: Ilia Lin Acked-by: Viresh Kumar --- arch/arm64/boot/dts/qcom/msm8996.dtsi | 119 ++++++++++++++++++++++++++++++++++ 1 file changed, 119 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/msm8996.dtsi b/arch/arm64/boot/dts/qcom/msm8996.dtsi index d96a112..871bfac 100644 --- a/arch/arm64/boot/dts/qcom/msm8996.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8996.dtsi @@ -8,6 +8,7 @@ #include #include #include +#include / { model = "Qualcomm Technologies, Inc. MSM8996"; @@ -92,6 +93,7 @@ reg = <0x0 0x0>; enable-method = "psci"; clocks = <&kryocc 0>; + cpu-supply = <&pm8994_s11_saw>; operating-points-v2 = <&cluster0_opp>; #cooling-cells = <2>; next-level-cache = <&L2_0>; @@ -107,6 +109,7 @@ reg = <0x0 0x1>; enable-method = "psci"; clocks = <&kryocc 0>; + cpu-supply = <&pm8994_s11_saw>; operating-points-v2 = <&cluster0_opp>; #cooling-cells = <2>; next-level-cache = <&L2_0>; @@ -118,6 +121,7 @@ reg = <0x0 0x100>; enable-method = "psci"; clocks = <&kryocc 1>; + cpu-supply = <&pm8994_s11_saw>; operating-points-v2 = <&cluster1_opp>; #cooling-cells = <2>; next-level-cache = <&L2_1>; @@ -133,6 +137,7 @@ reg = <0x0 0x101>; enable-method = "psci"; clocks = <&kryocc 1>; + cpu-supply = <&pm8994_s11_saw>; operating-points-v2 = <&cluster1_opp>; #cooling-cells = <2>; next-level-cache = <&L2_1>; @@ -169,171 +174,205 @@ opp-307200000 { opp-hz = /bits/ 64 <307200000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x77>; clock-latency-ns = <200000>; }; opp-384000000 { opp-hz = /bits/ 64 <384000000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-422400000 { opp-hz = /bits/ 64 <422400000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-460800000 { opp-hz = /bits/ 64 <460800000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-480000000 { opp-hz = /bits/ 64 <480000000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-537600000 { opp-hz = /bits/ 64 <537600000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-556800000 { opp-hz = /bits/ 64 <556800000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-614400000 { opp-hz = /bits/ 64 <614400000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-652800000 { opp-hz = /bits/ 64 <652800000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-691200000 { opp-hz = /bits/ 64 <691200000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-729600000 { opp-hz = /bits/ 64 <729600000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-768000000 { opp-hz = /bits/ 64 <768000000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-844800000 { opp-hz = /bits/ 64 <844800000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x77>; clock-latency-ns = <200000>; }; opp-902400000 { opp-hz = /bits/ 64 <902400000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-960000000 { opp-hz = /bits/ 64 <960000000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-979200000 { opp-hz = /bits/ 64 <979200000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-1036800000 { opp-hz = /bits/ 64 <1036800000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-1056000000 { opp-hz = /bits/ 64 <1056000000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-1113600000 { opp-hz = /bits/ 64 <1113600000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-1132800000 { opp-hz = /bits/ 64 <1132800000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-1190400000 { opp-hz = /bits/ 64 <1190400000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-1209600000 { opp-hz = /bits/ 64 <1209600000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-1228800000 { opp-hz = /bits/ 64 <1228800000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-1286400000 { opp-hz = /bits/ 64 <1286400000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-1324800000 { opp-hz = /bits/ 64 <1324800000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x5>; clock-latency-ns = <200000>; }; opp-1363200000 { opp-hz = /bits/ 64 <1363200000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x72>; clock-latency-ns = <200000>; }; opp-1401600000 { opp-hz = /bits/ 64 <1401600000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x5>; clock-latency-ns = <200000>; }; opp-1440000000 { opp-hz = /bits/ 64 <1440000000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-1478400000 { opp-hz = /bits/ 64 <1478400000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x1>; clock-latency-ns = <200000>; }; opp-1497600000 { opp-hz = /bits/ 64 <1497600000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x4>; clock-latency-ns = <200000>; }; opp-1516800000 { opp-hz = /bits/ 64 <1516800000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-1593600000 { opp-hz = /bits/ 64 <1593600000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x71>; clock-latency-ns = <200000>; }; opp-1996800000 { opp-hz = /bits/ 64 <1996800000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x20>; clock-latency-ns = <200000>; }; opp-2188800000 { opp-hz = /bits/ 64 <2188800000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x10>; clock-latency-ns = <200000>; }; @@ -346,251 +385,301 @@ opp-307200000 { opp-hz = /bits/ 64 <307200000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x77>; clock-latency-ns = <200000>; }; opp-384000000 { opp-hz = /bits/ 64 <384000000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-403200000 { opp-hz = /bits/ 64 <403200000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-460800000 { opp-hz = /bits/ 64 <460800000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-480000000 { opp-hz = /bits/ 64 <480000000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-537600000 { opp-hz = /bits/ 64 <537600000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-556800000 { opp-hz = /bits/ 64 <556800000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-614400000 { opp-hz = /bits/ 64 <614400000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-652800000 { opp-hz = /bits/ 64 <652800000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-691200000 { opp-hz = /bits/ 64 <691200000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-729600000 { opp-hz = /bits/ 64 <729600000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-748800000 { opp-hz = /bits/ 64 <748800000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-806400000 { opp-hz = /bits/ 64 <806400000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-825600000 { opp-hz = /bits/ 64 <825600000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-883200000 { opp-hz = /bits/ 64 <883200000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-902400000 { opp-hz = /bits/ 64 <902400000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-940800000 { opp-hz = /bits/ 64 <940800000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-979200000 { opp-hz = /bits/ 64 <979200000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-1036800000 { opp-hz = /bits/ 64 <1036800000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-1056000000 { opp-hz = /bits/ 64 <1056000000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-1113600000 { opp-hz = /bits/ 64 <1113600000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-1132800000 { opp-hz = /bits/ 64 <1132800000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-1190400000 { opp-hz = /bits/ 64 <1190400000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-1209600000 { opp-hz = /bits/ 64 <1209600000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-1248000000 { opp-hz = /bits/ 64 <1248000000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-1286400000 { opp-hz = /bits/ 64 <1286400000>; + opp-microvolt = <905000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-1324800000 { opp-hz = /bits/ 64 <1324800000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-1363200000 { opp-hz = /bits/ 64 <1363200000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-1401600000 { opp-hz = /bits/ 64 <1401600000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-1440000000 { opp-hz = /bits/ 64 <1440000000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-1478400000 { opp-hz = /bits/ 64 <1478400000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-1516800000 { opp-hz = /bits/ 64 <1516800000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-1555200000 { opp-hz = /bits/ 64 <1555200000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-1593600000 { opp-hz = /bits/ 64 <1593600000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-1632000000 { opp-hz = /bits/ 64 <1632000000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-1670400000 { opp-hz = /bits/ 64 <1670400000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-1708800000 { opp-hz = /bits/ 64 <1708800000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-1747200000 { opp-hz = /bits/ 64 <1747200000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x70>; clock-latency-ns = <200000>; }; opp-1785600000 { opp-hz = /bits/ 64 <1785600000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x7>; clock-latency-ns = <200000>; }; opp-1804800000 { opp-hz = /bits/ 64 <1804800000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x6>; clock-latency-ns = <200000>; }; opp-1824000000 { opp-hz = /bits/ 64 <1824000000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x71>; clock-latency-ns = <200000>; }; opp-1900800000 { opp-hz = /bits/ 64 <1900800000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x74>; clock-latency-ns = <200000>; }; opp-1920000000 { opp-hz = /bits/ 64 <1920000000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x1>; clock-latency-ns = <200000>; }; opp-1977600000 { opp-hz = /bits/ 64 <1977600000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x30>; clock-latency-ns = <200000>; }; opp-1996800000 { opp-hz = /bits/ 64 <1996800000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x1>; clock-latency-ns = <200000>; }; opp-2054400000 { opp-hz = /bits/ 64 <2054400000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x30>; clock-latency-ns = <200000>; }; opp-2073600000 { opp-hz = /bits/ 64 <2073600000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x1>; clock-latency-ns = <200000>; }; opp-2150400000 { opp-hz = /bits/ 64 <2150400000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x31>; clock-latency-ns = <200000>; }; opp-2246400000 { opp-hz = /bits/ 64 <2246400000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x10>; clock-latency-ns = <200000>; }; opp-2342400000 { opp-hz = /bits/ 64 <2342400000>; + opp-microvolt = <1140000 905000 1140000>; opp-supported-hw = <0x10>; clock-latency-ns = <200000>; }; @@ -908,6 +997,11 @@ #mbox-cells = <1>; }; + saw3: syscon@9A10000 { + compatible = "syscon"; + reg = <0x9A10000 0x1000>; + }; + gcc: clock-controller@300000 { compatible = "qcom,gcc-msm8996"; #clock-cells = <1>; @@ -1134,6 +1228,31 @@ #size-cells = <0>; interrupt-controller; #interrupt-cells = <4>; + pmic@1 { + compatible = "qcom,pm8994", "qcom,spmi-pmic"; + reg = <0x1 SPMI_USID>; + #address-cells = <1>; + #size-cells = <0>; + spm-regulators { + compatible = "qcom,pm8994-regulators"; + qcom,saw-reg = <&saw3>; + s8 { + qcom,saw-slave; + }; + s9 { + qcom,saw-slave; + }; + s10 { + qcom,saw-slave; + }; + pm8994_s11_saw: s11 { + qcom,saw-leader; + regulator-always-on; + regulator-min-microvolt = <905000>; + regulator-max-microvolt = <1140000>; + }; + }; + }; }; mmcc: clock-controller@8c0000 {