From patchwork Sat Mar 28 13:53:51 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Robert Marko X-Patchwork-Id: 11463561 Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 7C1E514B4 for ; Sat, 28 Mar 2020 13:57:24 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 5119420716 for ; Sat, 28 Mar 2020 13:57:24 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=sartura-hr.20150623.gappssmtp.com header.i=@sartura-hr.20150623.gappssmtp.com header.b="I4suWukH" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727125AbgC1N5W (ORCPT ); Sat, 28 Mar 2020 09:57:22 -0400 Received: from mail-wr1-f68.google.com ([209.85.221.68]:37563 "EHLO mail-wr1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727118AbgC1N5W (ORCPT ); Sat, 28 Mar 2020 09:57:22 -0400 Received: by mail-wr1-f68.google.com with SMTP id w10so15228185wrm.4 for ; Sat, 28 Mar 2020 06:57:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura-hr.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=u01MPjpNUTMHsez0F0H9AHhzrsoSor9pky3lmIVAZDI=; b=I4suWukHvtx+mVpGBWJDlemcH/hqwneXAGDtLIidkdZRXxZiiRq+Imrc4xHYFs2eVh lSHTEav7JTfNsI3LvYX4HC5MQ/JpCYlcH8iCN/7T6UJG58xqbhOSidpKPSA80NCsvLp5 G/WsrhB/Q/OCYZyh/iDZncwb4CSsaK2NF1wL04WPKvvQzw6uc0+2SB7cqMGyg1JPsuHy O+HjpTKyWVQQm1JFyJyTAe7UyXZOU54yamMczcJWexrnXD4BLJFfhCVDc2b4lVRzFTgv gKgj7wqIOP54Ox2Ll2jzaClzPnGvMdYZkeBW2EBvUOEGzEtzHoloRWA5ECjieAkWALoz gosQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=u01MPjpNUTMHsez0F0H9AHhzrsoSor9pky3lmIVAZDI=; b=YT01Kqbwl39l5w7LRODsw1koxDlBOAkRpqqo6uymVn8bozPzC2lT1dhfX3k4nYS4M6 Jg03x8j1pHbHXaBLEqiZ/Uv4yYAakrg2x1ywyErT70GO1YRKUM1knlq0FiEH9SExQw3i 8LJ6OY14oqHkWvIzyPrVQSlSemYGE6qngzWTqsY+GOAjAluaHlxFUNTovsHlxJR0RoWv zlRn3B/6rdcxOqmeILDbVAR2O0lyI5/tqKjwwa2ZiM6mAJ6IbtiDND5oS789QMXPfWAU 2F5+146IGTHI9BGUCmPR0wZonMzB4rjoWFwGXJz0HkyDOuarHI2qv70qK6+98wrV8KXg 3yUA== X-Gm-Message-State: ANhLgQ1iFJa8v58jpauSkdz8mbJyr5fitk5e3b6b9nNOKb14vy28jjFH oidXi4/zYMqqMc6GjuhNENy8nA== X-Google-Smtp-Source: ADFU+vtK8IUxh2wABITvQSDoOJ2+b/BFsIg2K1xRso0MozjvSAaLQs5MiI0XjXlnsC1NAdw32WJzrw== X-Received: by 2002:a5d:468c:: with SMTP id u12mr5334125wrq.394.1585403840015; Sat, 28 Mar 2020 06:57:20 -0700 (PDT) Received: from localhost.localdomain (dh207-96-177.xnet.hr. [88.207.96.177]) by smtp.googlemail.com with ESMTPSA id f12sm8461975wrm.94.2020.03.28.06.57.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 28 Mar 2020 06:57:19 -0700 (PDT) From: Robert Marko To: agross@kernel.org, bjorn.andersson@linaro.org, kishon@ti.com, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, robh+dt@kernel.org, devicetree@vger.kernel.org Cc: John Crispin , Robert Marko , Luka Perkov Subject: [PATCH v4 3/3] ARM: dts: qcom: ipq4019: add USB devicetree nodes Date: Sat, 28 Mar 2020 14:53:51 +0100 Message-Id: <20200328135345.695622-3-robert.marko@sartura.hr> X-Mailer: git-send-email 2.26.0 In-Reply-To: <20200328135345.695622-1-robert.marko@sartura.hr> References: <20200328135345.695622-1-robert.marko@sartura.hr> MIME-Version: 1.0 Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org From: John Crispin Since we now have driver for the USB PHY, lets add the necessary nodes to DTSI. Signed-off-by: John Crispin Signed-off-by: Robert Marko Cc: Luka Perkov --- arch/arm/boot/dts/qcom-ipq4019-ap.dk01.1.dtsi | 20 +++++ arch/arm/boot/dts/qcom-ipq4019.dtsi | 74 +++++++++++++++++++ 2 files changed, 94 insertions(+) diff --git a/arch/arm/boot/dts/qcom-ipq4019-ap.dk01.1.dtsi b/arch/arm/boot/dts/qcom-ipq4019-ap.dk01.1.dtsi index 418f9a022336..2ee5f05d5a43 100644 --- a/arch/arm/boot/dts/qcom-ipq4019-ap.dk01.1.dtsi +++ b/arch/arm/boot/dts/qcom-ipq4019-ap.dk01.1.dtsi @@ -109,5 +109,25 @@ wifi@a000000 { wifi@a800000 { status = "ok"; }; + + usb3_ss_phy: ssphy@9a000 { + status = "ok"; + }; + + usb3_hs_phy: hsphy@a6000 { + status = "ok"; + }; + + usb3: usb3@8af8800 { + status = "ok"; + }; + + usb2_hs_phy: hsphy@a8000 { + status = "ok"; + }; + + usb2: usb2@60f8800 { + status = "ok"; + }; }; }; diff --git a/arch/arm/boot/dts/qcom-ipq4019.dtsi b/arch/arm/boot/dts/qcom-ipq4019.dtsi index bfa9ce4c6e69..ee45253361cb 100644 --- a/arch/arm/boot/dts/qcom-ipq4019.dtsi +++ b/arch/arm/boot/dts/qcom-ipq4019.dtsi @@ -576,5 +576,79 @@ wifi1: wifi@a800000 { "legacy"; status = "disabled"; }; + + usb3_ss_phy: ssphy@9a000 { + compatible = "qcom,usb-ss-ipq4019-phy"; + #phy-cells = <0>; + reg = <0x9a000 0x800>; + reg-names = "phy_base"; + resets = <&gcc USB3_UNIPHY_PHY_ARES>; + reset-names = "por_rst"; + status = "disabled"; + }; + + usb3_hs_phy: hsphy@a6000 { + compatible = "qcom,usb-hs-ipq4019-phy"; + #phy-cells = <0>; + reg = <0xa6000 0x40>; + reg-names = "phy_base"; + resets = <&gcc USB3_HSPHY_POR_ARES>, <&gcc USB3_HSPHY_S_ARES>; + reset-names = "por_rst", "srif_rst"; + status = "disabled"; + }; + + usb3@8af8800 { + compatible = "qcom,dwc3"; + reg = <0x8af8800 0x100>; + #address-cells = <1>; + #size-cells = <1>; + clocks = <&gcc GCC_USB3_MASTER_CLK>, + <&gcc GCC_USB3_SLEEP_CLK>, + <&gcc GCC_USB3_MOCK_UTMI_CLK>; + clock-names = "master", "sleep", "mock_utmi"; + ranges; + status = "disabled"; + + dwc3@8a00000 { + compatible = "snps,dwc3"; + reg = <0x8a00000 0xf8000>; + interrupts = ; + phys = <&usb3_hs_phy>, <&usb3_ss_phy>; + phy-names = "usb2-phy", "usb3-phy"; + dr_mode = "host"; + }; + }; + + usb2_hs_phy: hsphy@a8000 { + compatible = "qcom,usb-hs-ipq4019-phy"; + #phy-cells = <0>; + reg = <0xa8000 0x40>; + reg-names = "phy_base"; + resets = <&gcc USB2_HSPHY_POR_ARES>, <&gcc USB2_HSPHY_S_ARES>; + reset-names = "por_rst", "srif_rst"; + status = "disabled"; + }; + + usb2@60f8800 { + compatible = "qcom,dwc3"; + reg = <0x60f8800 0x100>; + #address-cells = <1>; + #size-cells = <1>; + clocks = <&gcc GCC_USB2_MASTER_CLK>, + <&gcc GCC_USB2_SLEEP_CLK>, + <&gcc GCC_USB2_MOCK_UTMI_CLK>; + clock-names = "master", "sleep", "mock_utmi"; + ranges; + status = "disabled"; + + dwc3@6000000 { + compatible = "snps,dwc3"; + reg = <0x6000000 0xf8000>; + interrupts = ; + phys = <&usb2_hs_phy>; + phy-names = "usb2-phy"; + dr_mode = "host"; + }; + }; }; };