From patchwork Fri Aug 13 20:11:51 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Iskren Chernev X-Patchwork-Id: 12436101 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.7 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,UPPERCASE_50_75,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 12677C4338F for ; Fri, 13 Aug 2021 20:12:11 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id EAC8A6109E for ; Fri, 13 Aug 2021 20:12:10 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234308AbhHMUMg (ORCPT ); Fri, 13 Aug 2021 16:12:36 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60050 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234224AbhHMUMe (ORCPT ); Fri, 13 Aug 2021 16:12:34 -0400 Received: from mail-wr1-x42e.google.com (mail-wr1-x42e.google.com [IPv6:2a00:1450:4864:20::42e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 12996C0613A4; Fri, 13 Aug 2021 13:12:07 -0700 (PDT) Received: by mail-wr1-x42e.google.com with SMTP id v4so7674976wro.12; Fri, 13 Aug 2021 13:12:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=d6IWnqqri2wDhkTitGHZov7Examla6NeWq9QtSSNw3o=; b=lsedj2YAOFyMQOkE2oiIUaYzJbcDZ+ix4rIT5ZgzJmxVPUZn3e8Grl0k/snnDGooi3 TlOvMy3Foz5LFuFxLd6S+NuRq5cngGGx4I22zCcQDrcIwLVP30sd88QNHAUlJAVaGPO5 dvviCM5GEzUseBDFPrayHEBn1crdcgTziZVRvvxnEuuYM9AUx4iXgf+i2SNpLsgfhIdQ s0e3D6iVlDmVM2Ix84If2fYPqS/vnTf81GjAjLqUi+4TUOZ0LnrYzHW42IYBAasabnrr xfC09XIRhewuELCT4Y+k9X0jDlZIk3d6xvjRMuO5BHDZ3gys+UT/l40UdAVLK3OPJ1ta 35mg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=d6IWnqqri2wDhkTitGHZov7Examla6NeWq9QtSSNw3o=; b=AUXqzuobm/HbKNXX8+C/bDrJicBTzVXbd1mOm2cOJ6ePIehKeKUWlBcMIjVdvqGEaf xH2DMzvLjp7JJ894K25Rlb0nBbMN3g0GRACdmdZ31qofCVT98xMTTC2onKi2UK4TP1qc /vsL8O9qI4J/92mHBOgE9vPGcufA6hX6k1gp7R9kEX/nFp7kwiblBKlZ4N62+9xttT/Y 2oai7PDRnNUYWzoV7ss7/+jPqJRxCIYXsIWcoOoSpTVk4Qx9q4wfPIQ9kZdZqpKlAT2w s0IiJ5O/TU9cOPkisy3xJjcH9ghW4684sA62KDwOPZUskaTC/9u8E1UdTY1aWWioy27R K1NQ== X-Gm-Message-State: AOAM531yQYUqo6+GiIXg/avcoKQSoqrlMXLcDfN8jInV9UAnJj+e4Mk3 4OHkwpIeiCRELnd5z8oNwGg= X-Google-Smtp-Source: ABdhPJzFXcrRdgsZmhPJtxdD3LXYSC+LoE9ZK6qG/966j2t3QoDNFhIMNW1IEZW506axL7mJnbU0pA== X-Received: by 2002:a5d:5550:: with SMTP id g16mr5067864wrw.336.1628885525646; Fri, 13 Aug 2021 13:12:05 -0700 (PDT) Received: from localhost ([91.92.14.102]) by smtp.gmail.com with ESMTPSA id g35sm2555939wmp.9.2021.08.13.13.12.04 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Fri, 13 Aug 2021 13:12:05 -0700 (PDT) From: Iskren Chernev To: Bjorn Andersson , Vinod Koul Cc: Andy Gross , Kishon Vijay Abraham I , Rob Herring , devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, phone-devel@vger.kernel.org, ~postmarketos/upstreaming@lists.sr.ht, Iskren Chernev Subject: [PATCH v2 2/2] phy: qcom-qmp: Add support for SM6115 UFS phy Date: Fri, 13 Aug 2021 23:11:51 +0300 Message-Id: <20210813201151.974512-3-iskren.chernev@gmail.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20210813201151.974512-1-iskren.chernev@gmail.com> References: <20210813201151.974512-1-iskren.chernev@gmail.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Add the tables and constants for init sequences for UFS QMP phy found in SM4250/6115 SoC. The phy is a variation of the v3 phy found on sdm845 called v3-660 (possibly first occurrence in the sdm660). There are a few similar registers with the v3 phy (notably the first SERDES ones), the rest are different. Signed-off-by: Iskren Chernev --- drivers/phy/qualcomm/phy-qcom-qmp.c | 124 +++++++++++++++++++++++++ drivers/phy/qualcomm/phy-qcom-qmp.h | 134 ++++++++++++++++++++++++++++ 2 files changed, 258 insertions(+) diff --git a/drivers/phy/qualcomm/phy-qcom-qmp.c b/drivers/phy/qualcomm/phy-qcom-qmp.c index 2195f8ac393b..a7f6c281f035 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp.c +++ b/drivers/phy/qualcomm/phy-qcom-qmp.c @@ -234,6 +234,11 @@ static const unsigned int sdm845_ufsphy_regs_layout[QPHY_LAYOUT_SIZE] = { [QPHY_PCS_READY_STATUS] = 0x160, }; +static const unsigned int sm6115_ufsphy_regs_layout[QPHY_LAYOUT_SIZE] = { + [QPHY_START_CTRL] = 0x00, + [QPHY_PCS_READY_STATUS] = 0x168, +}; + static const unsigned int sm8250_pcie_regs_layout[QPHY_LAYOUT_SIZE] = { [QPHY_SW_RESET] = 0x00, [QPHY_START_CTRL] = 0x44, @@ -1329,6 +1334,97 @@ static const struct qmp_phy_init_tbl qmp_v3_usb3_uniphy_pcs_tbl[] = { QMP_PHY_INIT_CFG(QPHY_V3_PCS_REFGEN_REQ_CONFIG2, 0x60), }; +static const struct qmp_phy_init_tbl sm6115_ufsphy_serdes_tbl[] = { + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_CMN_CONFIG, 0x0e), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_SYSCLK_EN_SEL, 0x14), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_CLK_SELECT, 0x30), + QMP_PHY_INIT_CFG(QSERDES_V3_COM_SYS_CLK_CTRL, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V3_COM_BIAS_EN_CLKBUFLR_EN, 0x08), + QMP_PHY_INIT_CFG(QSERDES_V3_COM_BG_TIMER, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_HSCLK_SEL, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_CORECLK_DIV, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_CORECLK_DIV_MODE1, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_LOCK_CMP_EN, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_VCO_TUNE_CTRL, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_RESETSM_CNTRL, 0x20), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_CORE_CLK_EN, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_LOCK_CMP_CFG, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_VCO_TUNE_TIMER1, 0xff), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_VCO_TUNE_TIMER2, 0x3f), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_VCO_TUNE_MAP, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_SVS_MODE_CLK_SEL, 0x05), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_DEC_START_MODE0, 0x82), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_DIV_FRAC_START1_MODE0, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_DIV_FRAC_START2_MODE0, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_DIV_FRAC_START3_MODE0, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_CP_CTRL_MODE0, 0x0b), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_PLL_RCTRL_MODE0, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_PLL_CCTRL_MODE0, 0x28), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_INTEGLOOP_GAIN0_MODE0, 0x80), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_INTEGLOOP_GAIN1_MODE0, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_VCO_TUNE1_MODE0, 0x28), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_VCO_TUNE2_MODE0, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_LOCK_CMP1_MODE0, 0xff), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_LOCK_CMP2_MODE0, 0x0c), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_LOCK_CMP3_MODE0, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_DEC_START_MODE1, 0x98), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_DIV_FRAC_START1_MODE1, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_DIV_FRAC_START2_MODE1, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_DIV_FRAC_START3_MODE1, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_CP_CTRL_MODE1, 0x0b), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_PLL_RCTRL_MODE1, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_PLL_CCTRL_MODE1, 0x28), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_INTEGLOOP_GAIN0_MODE1, 0x80), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_INTEGLOOP_GAIN1_MODE1, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_VCO_TUNE1_MODE1, 0xd6), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_VCO_TUNE2_MODE1, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_LOCK_CMP1_MODE1, 0x32), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_LOCK_CMP2_MODE1, 0x0f), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_LOCK_CMP3_MODE1, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V3_COM_PLL_IVCO, 0x0f), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_BG_TRIM, 0x0f), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_VCO_TUNE_INITVAL1, 0xff), + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_VCO_TUNE_INITVAL2, 0x00), + + /* Rate B */ + QMP_PHY_INIT_CFG(QSERDES_V3_660_COM_VCO_TUNE_MAP, 0x44), +}; + +static const struct qmp_phy_init_tbl sm6115_ufsphy_tx_tbl[] = { + QMP_PHY_INIT_CFG(QSERDES_V3_660_TX_HIGHZ_TRANSCEIVER_BIAS_DRVR_EN, 0x45), + QMP_PHY_INIT_CFG(QSERDES_V3_660_TX_LANE_MODE, 0x06), +}; + +static const struct qmp_phy_init_tbl sm6115_ufsphy_rx_tbl[] = { + QMP_PHY_INIT_CFG(QSERDES_V3_660_RX_SIGDET_LVL, 0x24), + QMP_PHY_INIT_CFG(QSERDES_V3_660_RX_SIGDET_CNTRL, 0x0F), + QMP_PHY_INIT_CFG(QSERDES_V3_660_RX_RX_INTERFACE_MODE, 0x40), + QMP_PHY_INIT_CFG(QSERDES_V3_660_RX_SIGDET_DEGLITCH_CNTRL, 0x1E), + QMP_PHY_INIT_CFG(QSERDES_V3_660_RX_UCDR_FASTLOCK_FO_GAIN, 0x0B), + QMP_PHY_INIT_CFG(QSERDES_V3_660_RX_RX_TERM_BW, 0x5B), + QMP_PHY_INIT_CFG(QSERDES_V3_660_RX_RX_EQ_GAIN1_LSB, 0xFF), + QMP_PHY_INIT_CFG(QSERDES_V3_660_RX_RX_EQ_GAIN1_MSB, 0x3F), + QMP_PHY_INIT_CFG(QSERDES_V3_660_RX_RX_EQ_GAIN2_LSB, 0xFF), + QMP_PHY_INIT_CFG(QSERDES_V3_660_RX_RX_EQ_GAIN2_MSB, 0x3F), + QMP_PHY_INIT_CFG(QSERDES_V3_660_RX_RX_EQU_ADAPTOR_CNTRL2, 0x0D), + QMP_PHY_INIT_CFG(QSERDES_V3_660_RX_UCDR_SVS_SO_GAIN_HALF, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V3_660_RX_UCDR_SVS_SO_GAIN_QUARTER, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V3_660_RX_UCDR_SVS_SO_GAIN, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V3_660_RX_UCDR_SO_SATURATION_ENABLE, 0x5B), +}; + +static const struct qmp_phy_init_tbl sm6115_ufsphy_pcs_tbl[] = { + QMP_PHY_INIT_CFG(QPHY_V3_660_PCS_RX_PWM_GEAR_BAND, 0x15), + QMP_PHY_INIT_CFG(QPHY_V3_660_PCS_RX_SIGDET_CTRL2, 0x6d), + QMP_PHY_INIT_CFG(QPHY_V3_660_PCS_TX_LARGE_AMP_DRV_LVL, 0x0f), + QMP_PHY_INIT_CFG(QPHY_V3_660_PCS_TX_SMALL_AMP_DRV_LVL, 0x02), + QMP_PHY_INIT_CFG(QPHY_V3_660_PCS_RX_MIN_STALL_NOCONFIG_TIME_CAP, 0x28), + QMP_PHY_INIT_CFG(QPHY_V3_660_PCS_RX_SYM_RESYNC_CTRL, 0x03), + QMP_PHY_INIT_CFG(QPHY_V3_660_PCS_TX_LARGE_AMP_POST_EMP_LVL, 0x12), + QMP_PHY_INIT_CFG(QPHY_V3_660_PCS_TX_SMALL_AMP_POST_EMP_LVL, 0x0f), + QMP_PHY_INIT_CFG(QPHY_V3_660_PCS_RX_MIN_HIBERN8_TIME, 0x9a), /* 8 us */ +}; + static const struct qmp_phy_init_tbl sdm845_ufsphy_serdes_tbl[] = { QMP_PHY_INIT_CFG(QSERDES_V3_COM_SYS_CLK_CTRL, 0x02), QMP_PHY_INIT_CFG(QSERDES_V3_COM_BIAS_EN_CLKBUFLR_EN, 0x04), @@ -3396,6 +3492,31 @@ static const struct qmp_phy_cfg sdm845_ufsphy_cfg = { .no_pcs_sw_reset = true, }; +static const struct qmp_phy_cfg sm6115_ufsphy_cfg = { + .type = PHY_TYPE_UFS, + .nlanes = 1, + + .serdes_tbl = sm6115_ufsphy_serdes_tbl, + .serdes_tbl_num = ARRAY_SIZE(sm6115_ufsphy_serdes_tbl), + .tx_tbl = sm6115_ufsphy_tx_tbl, + .tx_tbl_num = ARRAY_SIZE(sm6115_ufsphy_tx_tbl), + .rx_tbl = sm6115_ufsphy_rx_tbl, + .rx_tbl_num = ARRAY_SIZE(sm6115_ufsphy_rx_tbl), + .pcs_tbl = sm6115_ufsphy_pcs_tbl, + .pcs_tbl_num = ARRAY_SIZE(sm6115_ufsphy_pcs_tbl), + .clk_list = sdm845_ufs_phy_clk_l, + .num_clks = ARRAY_SIZE(sdm845_ufs_phy_clk_l), + .vreg_list = qmp_phy_vreg_l, + .num_vregs = ARRAY_SIZE(qmp_phy_vreg_l), + .regs = sm6115_ufsphy_regs_layout, + + .start_ctrl = SERDES_START, + .pwrdn_ctrl = SW_PWRDN, + + .is_dual_lane_phy = false, + .no_pcs_sw_reset = true, +}; + static const struct qmp_phy_cfg msm8998_pciephy_cfg = { .type = PHY_TYPE_PCIE, .nlanes = 1, @@ -5395,6 +5516,9 @@ static const struct of_device_id qcom_qmp_phy_of_match_table[] = { }, { .compatible = "qcom,msm8998-qmp-usb3-phy", .data = &msm8998_usb3phy_cfg, + }, { + .compatible = "qcom,sm6115-qmp-ufs-phy", + .data = &sm6115_ufsphy_cfg, }, { .compatible = "qcom,sm8150-qmp-ufs-phy", .data = &sm8150_ufsphy_cfg, diff --git a/drivers/phy/qualcomm/phy-qcom-qmp.h b/drivers/phy/qualcomm/phy-qcom-qmp.h index 6592b58b13f6..fde1bff16e27 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp.h +++ b/drivers/phy/qualcomm/phy-qcom-qmp.h @@ -280,6 +280,8 @@ #define QSERDES_V3_COM_SSC_PER2 0x020 #define QSERDES_V3_COM_SSC_STEP_SIZE1 0x024 #define QSERDES_V3_COM_SSC_STEP_SIZE2 0x028 +#define QSERDES_V3_COM_POST_DIV 0x02c +#define QSERDES_V3_COM_POST_DIV_MUX 0x030 #define QSERDES_V3_COM_BIAS_EN_CLKBUFLR_EN 0x034 # define QSERDES_V3_COM_BIAS_EN 0x0001 # define QSERDES_V3_COM_BIAS_EN_MUX 0x0002 @@ -291,6 +293,7 @@ #define QSERDES_V3_COM_CLK_ENABLE1 0x038 #define QSERDES_V3_COM_SYS_CLK_CTRL 0x03c #define QSERDES_V3_COM_SYSCLK_BUF_ENABLE 0x040 +#define QSERDES_V3_COM_PLL_EN 0x044 #define QSERDES_V3_COM_PLL_IVCO 0x048 #define QSERDES_V3_COM_LOCK_CMP1_MODE0 0x098 #define QSERDES_V3_COM_LOCK_CMP2_MODE0 0x09c @@ -348,6 +351,100 @@ #define QSERDES_V3_COM_DEBUG_BUS_SEL 0x178 #define QSERDES_V3_COM_CMN_MODE 0x184 +/* Only for QMP V3 660 PHY - QSERDES COM registers*/ +#define QSERDES_V3_660_COM_LOCK_CMP1_MODE0 0x04c +#define QSERDES_V3_660_COM_LOCK_CMP2_MODE0 0x050 +#define QSERDES_V3_660_COM_LOCK_CMP3_MODE0 0x054 +#define QSERDES_V3_660_COM_LOCK_CMP1_MODE1 0x058 +#define QSERDES_V3_660_COM_LOCK_CMP2_MODE1 0x05c +#define QSERDES_V3_660_COM_LOCK_CMP3_MODE1 0x060 +#define QSERDES_V3_660_COM_CMD_RSVD0 0x064 +#define QSERDES_V3_660_COM_EP_CLOCK_DETECT_CTRL 0x068 +#define QSERDES_V3_660_COM_SYSCLK_DET_COMP_STATUS 0x06c +#define QSERDES_V3_660_COM_BG_TRIM 0x070 +#define QSERDES_V3_660_COM_CLK_EP_DIV 0x074 +#define QSERDES_V3_660_COM_CP_CTRL_MODE0 0x078 +#define QSERDES_V3_660_COM_CP_CTRL_MODE1 0x07c +#define QSERDES_V3_660_COM_CMN_RSVD1 0x080 +#define QSERDES_V3_660_COM_PLL_RCTRL_MODE0 0x084 +#define QSERDES_V3_660_COM_PLL_RCTRL_MODE1 0x088 +#define QSERDES_V3_660_COM_CMN_RSVD2 0x08c +#define QSERDES_V3_660_COM_PLL_CCTRL_MODE0 0x090 +#define QSERDES_V3_660_COM_PLL_CCTRL_MODE1 0x094 +#define QSERDES_V3_660_COM_CMN_RSVD3 0x098 +#define QSERDES_V3_660_COM_PLL_CNTRL 0x09c +#define QSERDES_V3_660_COM_PHASE_SEL_CTRL 0x0a0 +#define QSERDES_V3_660_COM_PHASE_SEL_DC 0x0a4 +#define QSERDES_V3_660_COM_BIAS_EN_CTRL_BY_PSM 0x0a8 +#define QSERDES_V3_660_COM_SYSCLK_EN_SEL 0x0ac +#define QSERDES_V3_660_COM_CML_SYSCLK_SEL 0x0b0 +#define QSERDES_V3_660_COM_RESETSM_CNTRL 0x0b4 +#define QSERDES_V3_660_COM_RESETSM_CNTRL2 0x0b8 +#define QSERDES_V3_660_COM_RESTRIM_CTRL 0x0bc +#define QSERDES_V3_660_COM_RESTRIM_CTRL2 0x0c0 +#define QSERDES_V3_660_COM_LOCK_CMP_EN 0x0c8 +#define QSERDES_V3_660_COM_LOCK_CMP_CFG 0x0cc +#define QSERDES_V3_660_COM_DEC_START_MODE0 0x0d0 +#define QSERDES_V3_660_COM_DEC_START_MODE1 0x0d4 +#define QSERDES_V3_660_COM_VCOCAL_DEADMAN_CTRL 0x0d8 +#define QSERDES_V3_660_COM_DIV_FRAC_START1_MODE0 0x0dc +#define QSERDES_V3_660_COM_DIV_FRAC_START2_MODE0 0x0e0 +#define QSERDES_V3_660_COM_DIV_FRAC_START3_MODE0 0x0e4 +#define QSERDES_V3_660_COM_DIV_FRAC_START1_MODE1 0x0e8 +#define QSERDES_V3_660_COM_DIV_FRAC_START2_MODE1 0x0ec +#define QSERDES_V3_660_COM_DIV_FRAC_START3_MODE1 0x0f0 +#define QSERDES_V3_660_COM_VCO_TUNE_MINVAL1 0x0f4 +#define QSERDES_V3_660_COM_VCO_TUNE_MINVAL2 0x0f8 +#define QSERDES_V3_660_COM_CMN_RSVD4 0x0fc +#define QSERDES_V3_660_COM_INTEGLOOP_INITVAL 0x100 +#define QSERDES_V3_660_COM_INTEGLOOP_EN 0x104 +#define QSERDES_V3_660_COM_INTEGLOOP_GAIN0_MODE0 0x108 +#define QSERDES_V3_660_COM_INTEGLOOP_GAIN1_MODE0 0x10c +#define QSERDES_V3_660_COM_INTEGLOOP_GAIN0_MODE1 0x110 +#define QSERDES_V3_660_COM_INTEGLOOP_GAIN1_MODE1 0x114 +#define QSERDES_V3_660_COM_VCO_TUNE_MAXVAL1 0x118 +#define QSERDES_V3_660_COM_VCO_TUNE_MAXVAL2 0x11c +#define QSERDES_V3_660_COM_RES_TRIM_CONTROL2 0x120 +#define QSERDES_V3_660_COM_VCO_TUNE_CTRL 0x124 +#define QSERDES_V3_660_COM_VCO_TUNE_MAP 0x128 +#define QSERDES_V3_660_COM_VCO_TUNE1_MODE0 0x12c +#define QSERDES_V3_660_COM_VCO_TUNE2_MODE0 0x130 +#define QSERDES_V3_660_COM_VCO_TUNE1_MODE1 0x134 +#define QSERDES_V3_660_COM_VCO_TUNE2_MODE1 0x138 +#define QSERDES_V3_660_COM_VCO_TUNE_INITVAL1 0x13c +#define QSERDES_V3_660_COM_VCO_TUNE_INITVAL2 0x140 +#define QSERDES_V3_660_COM_VCO_TUNE_TIMER1 0x144 +#define QSERDES_V3_660_COM_VCO_TUNE_TIMER2 0x148 +#define QSERDES_V3_660_COM_SAR 0x14c +#define QSERDES_V3_660_COM_SAR_CLK 0x150 +#define QSERDES_V3_660_COM_SAR_CODE_OUT_STATUS 0x154 +#define QSERDES_V3_660_COM_SAR_CODE_READY_STATUS 0x158 +#define QSERDES_V3_660_COM_CMN_STATUS 0x15c +#define QSERDES_V3_660_COM_RESET_SM_STATUS 0x160 +#define QSERDES_V3_660_COM_RESTRIM_CODE_STATUS 0x164 +#define QSERDES_V3_660_COM_PLLCAL_CODE1_STATUS 0x168 +#define QSERDES_V3_660_COM_PLLCAL_CODE2_STATUS 0x16c +#define QSERDES_V3_660_COM_BG_CTRL 0x170 +#define QSERDES_V3_660_COM_CLK_SELECT 0x174 +#define QSERDES_V3_660_COM_HSCLK_SEL 0x178 +#define QSERDES_V3_660_COM_INTEGLOOP_BINCODE_STATUS 0x17c +#define QSERDES_V3_660_COM_PLL_ANALOG 0x180 +#define QSERDES_V3_660_COM_CORECLK_DIV 0x184 +#define QSERDES_V3_660_COM_SW_RESET 0x188 +#define QSERDES_V3_660_COM_CORE_CLK_EN 0x18c +#define QSERDES_V3_660_COM_C_READY_STATUS 0x190 +#define QSERDES_V3_660_COM_CMN_CONFIG 0x194 +#define QSERDES_V3_660_COM_CMN_RATE_OVERRIDE 0x198 +#define QSERDES_V3_660_COM_SVS_MODE_CLK_SEL 0x19c +#define QSERDES_V3_660_COM_DEBUG_BUS0 0x1a0 +#define QSERDES_V3_660_COM_DEBUG_BUS1 0x1a4 +#define QSERDES_V3_660_COM_DEBUG_BUS2 0x1a8 +#define QSERDES_V3_660_COM_DEBUG_BUS3 0x1ac +#define QSERDES_V3_660_COM_DEBUG_BUS_SEL 0x1b0 +#define QSERDES_V3_660_COM_CMN_MISC1 0x1b4 +#define QSERDES_V3_660_COM_CORECLK_DIV_MODE1 0x1bc +#define QSERDES_V3_660_COM_CMN_RSVD5 0x1c0 + /* Only for QMP V3 PHY - TX registers */ #define QSERDES_V3_TX_BIST_MODE_LANENO 0x000 #define QSERDES_V3_TX_CLKBUF_ENABLE 0x008 @@ -380,6 +477,10 @@ #define QSERDES_V3_TX_TX_INTERFACE_MODE 0x0c4 #define QSERDES_V3_TX_VMODE_CTRL1 0x0f0 +/* Only for QMP V3 660 PHY - TX registers */ +#define QSERDES_V3_660_TX_HIGHZ_TRANSCEIVER_BIAS_DRVR_EN 0x068 +#define QSERDES_V3_660_TX_LANE_MODE 0x094 + /* Only for QMP V3 PHY - RX registers */ #define QSERDES_V3_RX_UCDR_FO_GAIN 0x008 #define QSERDES_V3_RX_UCDR_SO_GAIN_HALF 0x00c @@ -411,6 +512,24 @@ #define QSERDES_V3_RX_RX_MODE_00 0x164 #define QSERDES_V3_RX_RX_MODE_01 0x168 +/* Only for QMP V3 660 PHY - RX registers */ +#define QSERDES_V3_660_RX_UCDR_SVS_SO_GAIN_HALF 0x030 +#define QSERDES_V3_660_RX_UCDR_SVS_SO_GAIN_QUARTER 0x034 +#define QSERDES_V3_660_RX_UCDR_SVS_SO_GAIN_EIGHTH 0x038 +#define QSERDES_V3_660_RX_UCDR_SVS_SO_GAIN 0x03c +#define QSERDES_V3_660_RX_UCDR_FASTLOCK_FO_GAIN 0x040 +#define QSERDES_V3_660_RX_UCDR_SO_SATURATION_ENABLE 0x048 +#define QSERDES_V3_660_RX_RX_TERM_BW 0x090 +#define QSERDES_V3_660_RX_RX_EQ_GAIN1_LSB 0x0c4 +#define QSERDES_V3_660_RX_RX_EQ_GAIN1_MSB 0x0c8 +#define QSERDES_V3_660_RX_RX_EQ_GAIN2_LSB 0x0cc +#define QSERDES_V3_660_RX_RX_EQ_GAIN2_MSB 0x0d0 +#define QSERDES_V3_660_RX_RX_EQU_ADAPTOR_CNTRL2 0x0d8 +#define QSERDES_V3_660_RX_SIGDET_CNTRL 0x114 +#define QSERDES_V3_660_RX_SIGDET_LVL 0x118 +#define QSERDES_V3_660_RX_SIGDET_DEGLITCH_CNTRL 0x11c +#define QSERDES_V3_660_RX_RX_INTERFACE_MODE 0x12c + /* Only for QMP V3 PHY - PCS registers */ #define QPHY_V3_PCS_POWER_DOWN_CONTROL 0x004 #define QPHY_V3_PCS_TXMGN_V0 0x00c @@ -473,6 +592,21 @@ #define QPHY_V3_PCS_REFGEN_REQ_CONFIG1 0x20c #define QPHY_V3_PCS_REFGEN_REQ_CONFIG2 0x210 +/* Only for QMP V3 660 PHY - PCS registers */ +#define QPHY_V3_660_PCS_PHY_START 0x000 +#define QPHY_V3_660_PCS_POWER_DOWN_CONTROL 0x004 +#define QPHY_V3_660_PCS_TX_LARGE_AMP_DRV_LVL 0x034 +#define QPHY_V3_660_PCS_TX_LARGE_AMP_POST_EMP_LVL 0x038 +#define QPHY_V3_660_PCS_TX_SMALL_AMP_DRV_LVL 0x03c +#define QPHY_V3_660_PCS_TX_SMALL_AMP_POST_EMP_LVL 0x040 +#define QPHY_V3_660_PCS_RX_MIN_STALL_NOCONFIG_TIME_CAP 0x0cc +#define QPHY_V3_660_PCS_LINECFG_DISABLE 0x138 +#define QPHY_V3_660_PCS_RX_SYM_RESYNC_CTRL 0x13c +#define QPHY_V3_660_PCS_RX_MIN_HIBERN8_TIME 0x140 +#define QPHY_V3_660_PCS_RX_SIGDET_CTRL2 0x148 +#define QPHY_V3_660_PCS_RX_PWM_GEAR_BAND 0x154 +#define QPHY_V3_660_PCS_PCS_READY_STATUS 0x168 + /* Only for QMP V3 PHY - PCS_MISC registers */ #define QPHY_V3_PCS_MISC_CLAMP_ENABLE 0x0c #define QPHY_V3_PCS_MISC_OSC_DTCT_CONFIG2 0x2c