From patchwork Thu Dec 2 12:21:21 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Shawn Guo X-Patchwork-Id: 12652433 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id B7A3DC433EF for ; Thu, 2 Dec 2021 12:22:08 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1358046AbhLBMZ3 (ORCPT ); Thu, 2 Dec 2021 07:25:29 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35412 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1358192AbhLBMZQ (ORCPT ); Thu, 2 Dec 2021 07:25:16 -0500 Received: from mail-pl1-x62a.google.com (mail-pl1-x62a.google.com [IPv6:2607:f8b0:4864:20::62a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6A0B1C0613FA for ; Thu, 2 Dec 2021 04:21:53 -0800 (PST) Received: by mail-pl1-x62a.google.com with SMTP id y7so20135107plp.0 for ; Thu, 02 Dec 2021 04:21:53 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=RXntCnFaEu15rLId3/xepqIAwJ07mxfKidhEo2IC6sM=; b=IDZog2Aj9ymOUvZTrDhnO4TI4GKvzb0uPRslB4rapwq2iqDQEpd9XRf3WBK2A56ncG +a40DWq9uzKiTvmeOPXqQHVTcFGWI1hAOlUg5VKWJayvOiXYIzCobtEGqLytyXyHNs12 7+gFU5ekMQNTwWK3dQUWAqCuuaEEbHZYk2OFZ8uK30Cm5LsnU2BcbWlBptXQJ0BTtHTt /d3T/iudDP5qoS2naY29oWXnTWThaDEgd1b6uE5dgDdI+NJ182eq7ZEsm3GUhbZb7V/s +SIFHywFP43eL4txRKSwmIPASoykjjcjxDvhxv/NqyInFKW5InpIZ5c61mv/y4VHLxjq ZsbQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=RXntCnFaEu15rLId3/xepqIAwJ07mxfKidhEo2IC6sM=; b=OEdd6n6hI9GvdE2/3Qc86xNm6iHt2Rc+rzr1FA2Bi7XYBkXh/A9RdeQsDtiB4MiT9O tyGAGlrY7yw8m/V+70HtUbn6bd23wJxAWg0rIEkr2/zF2YrN7Ke5DpHivxKcldLcYv/3 fjqNvn4CLxU/AerJXn/vwb924V0bnm7U+GAbYdG9OQTXsb9+VyoPsDzs5+gfcnl5Dnzs hMcC+T8i7mkMj9V9uyCTbewW3nqg+/sx2E+kmld206uVff+qrfKZCC+yYAtv0bc6HFiW Nbx1dW4YjOHKah25OHOR+BTs2hhI7EOcL+YuFiAZ92e8d4/xRXg0MiKCZvlw50eoYRom K2fw== X-Gm-Message-State: AOAM530bVWJ9zaksmqESQuP2sLBFuWP8xezmOcy3n7Ozk1VHIa+sWlC0 TkKKTaLZiquluwjYWXzcFbkQ/A== X-Google-Smtp-Source: ABdhPJyBwBIRvIcq28MB98tASpBu8JrAk/Ww97FS+l9dyA2L7h41/yE8gDDdbl83I7oHUWvAFQgw3Q== X-Received: by 2002:a17:90b:4d0a:: with SMTP id mw10mr5675382pjb.89.1638447712913; Thu, 02 Dec 2021 04:21:52 -0800 (PST) Received: from localhost.localdomain (80.251.214.228.16clouds.com. [80.251.214.228]) by smtp.gmail.com with ESMTPSA id m15sm3608894pfk.186.2021.12.02.04.21.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 02 Dec 2021 04:21:52 -0800 (PST) From: Shawn Guo To: Marc Zyngier , Thomas Gleixner Cc: Maulik Shah , Bjorn Andersson , Loic Poulain , linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, Shawn Guo Subject: [PATCH v3 2/3] dt-bindings: interrupt-controller: Add Qualcomm MPM support Date: Thu, 2 Dec 2021 20:21:21 +0800 Message-Id: <20211202122122.23548-3-shawn.guo@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20211202122122.23548-1-shawn.guo@linaro.org> References: <20211202122122.23548-1-shawn.guo@linaro.org> Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org It adds DT binding support for Qualcomm MPM interrupt controller. Reviewed-by: Rob Herring Signed-off-by: Shawn Guo --- .../interrupt-controller/qcom,mpm.yaml | 72 +++++++++++++++++++ 1 file changed, 72 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/qcom,mpm.yaml diff --git a/Documentation/devicetree/bindings/interrupt-controller/qcom,mpm.yaml b/Documentation/devicetree/bindings/interrupt-controller/qcom,mpm.yaml new file mode 100644 index 000000000000..22e87fe2eb8e --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/qcom,mpm.yaml @@ -0,0 +1,72 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/interrupt-controller/qcom,mpm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcom MPM Interrupt Controller + +maintainers: + - Shawn Guo + +description: + Qualcomm Technologies Inc. SoCs based on the RPM architecture have a + MSM Power Manager (MPM) that is in always-on domain. In addition to managing + resources during sleep, the hardware also has an interrupt controller that + monitors the interrupts when the system is asleep, wakes up the APSS when + one of these interrupts occur and replays it to GIC interrupt controller + after GIC becomes operational. + +allOf: + - $ref: /schemas/interrupt-controller.yaml# + +properties: + compatible: + items: + - const: qcom,qcm2290-mpm + + reg: + maxItems: 1 + description: + Specifies the base address and size of vMPM registers in RPM MSG RAM. + + interrupts: + maxItems: 1 + description: + Specify the IRQ used by RPM to wakeup APSS. + + mboxes: + maxItems: 1 + description: + Specify the mailbox used to notify RPM for writing vMPM registers. + + interrupt-controller: true + + '#interrupt-cells': + const: 2 + description: + The first cell is the MPM pin number for the interrupt, and the second + is the trigger type. + +required: + - compatible + - reg + - interrupts + - mboxes + - interrupt-controller + - '#interrupt-cells' + +additionalProperties: false + +examples: + - | + #include + mpm: interrupt-controller@45f01b8 { + compatible = "qcom,qcm2290-mpm"; + interrupts = ; + reg = <0x45f01b8 0x1000>; + mboxes = <&apcs_glb 1>; + interrupt-controller; + #interrupt-cells = <2>; + interrupt-parent = <&intc>; + };