From patchwork Wed Jan 24 07:36:40 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 13528711 Received: from mail-pl1-f173.google.com (mail-pl1-f173.google.com [209.85.214.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1F7231862F for ; Wed, 24 Jan 2024 07:37:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.173 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706081868; cv=none; b=AdvtRrOI9RqJCEtNOJH6xEP8eWmr+XIduE4oiqiokJ4A7JDEuc96szdXE/1ogDMYKrxWY0HC32lRsbnSSuW5hoc23lTSgJ3cw1pqL70FchTgEFBca/IxqHSXcejwbcXbEXF//yDUZ1qwh+vpxMnX9b90RYZf5wpAnlJqu3/XtJw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706081868; c=relaxed/simple; bh=qbS3T4RFVlJivCmN4hJ4Xsqqhf8ddqNIBdThgGXkGnY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=YlVgJS5PEWXApNCviTcwRfD3pwjrY1bhsv6xjZ+eGcbhMYeTgKjzVHhbWjRKJMw5CV1p3GcqVlkYBLlk0fMk9CJ183JVmduuoX8yfehn7gstpEKeO3gTBS7uOAZLu/wa0qBhFOOAAG7ZB6gDNjQQYtpBQbL0lUnwhDEc46wJCV8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=fDR0ooxz; arc=none smtp.client-ip=209.85.214.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="fDR0ooxz" Received: by mail-pl1-f173.google.com with SMTP id d9443c01a7336-1d76671e5a4so16799385ad.0 for ; Tue, 23 Jan 2024 23:37:46 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1706081866; x=1706686666; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Mr0QFQLGsGU3UCE22ZWg0GRl1d55JhYRsXZlu7CT5Ek=; b=fDR0ooxzPgOb5seJqk5RyZfQ7uOmbZtOO4VXDxjS2GlhZGDF7+ur3PzMKb9icrbUeu mvfAsdDgD4vc7ow6FVyEB6X4l0ohhWG4l+z+bVF0Tazuou7Csin/LD2zmhmEUQIodPGf voinQqXVb+nDPIPuk+6s1tT9zu6JkGDfsm5h8OfpJy4WD3mQo5uk6KwSVaYF0MiLZ0Tp WinvzsWBQW2G5Yegdsmcbt8eU1mZYfuFVBnRAvu75kcJrNvsITkNrLILWDpiSyzX/+mt KNS5HY6rYAqBg24VkYtopPKUDqPwi7JExG48tl0vZkQEdAd7BxlHGMYVfbDGwuofv8w+ ao6A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1706081866; x=1706686666; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Mr0QFQLGsGU3UCE22ZWg0GRl1d55JhYRsXZlu7CT5Ek=; b=e0fUax5XZMe+lMW7v1Qn63/vSRXhSCfjD61lUqi0Mnw3X8mpL+fydqvH+Hn4udYM4S GscDrfV+4kqyan8qgkr16KVhfH30eE2lfYQPEt8lMYC7fGuq3JV1ix8Jlv6PrJlHvOIX D03EBvCyHhtKtuU4WgUXkQZlMYNfT3MTsIsGD6j/k1Kmz80G8Io2+GcVUpIB/N7ZWSXD QFcgSEtXZmQYmWTgoZdUWdA/K/ZqU9IdXzXPXr05lvvtidtKSw5fpxEGzSNZH9kQHOMG kajo13Cq0/iLL/O3i8xHls6j2sfmiMeqYe3FadkzWKvFR+/a6Ih91y1dkjFhIt03dE0m TkGQ== X-Gm-Message-State: AOJu0YzKaK87KLso6Scc+DJirbpPsSjTJRUIeB4F8/h1LRLrLABHicRi RcsFa8NsAKfmskDmJrDDe0VNGiiu4fc6VYNmFP2ysJ5rmQrkmb/SLvCM/8yWoQ== X-Google-Smtp-Source: AGHT+IEemWCxH9v5TmBpKga6APSBH20NfGHRPu+nLdozyRscwokzFFdRSMk/PTPGdmr44O68Z+RdUw== X-Received: by 2002:a17:902:a616:b0:1d0:6ffe:a1a with SMTP id u22-20020a170902a61600b001d06ffe0a1amr440390plq.120.1706081866524; Tue, 23 Jan 2024 23:37:46 -0800 (PST) Received: from [127.0.1.1] ([117.217.189.109]) by smtp.gmail.com with ESMTPSA id t3-20020a170902b20300b001d726d9f591sm7386982plr.196.2024.01.23.23.37.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Jan 2024 23:37:46 -0800 (PST) From: Manivannan Sadhasivam Date: Wed, 24 Jan 2024 13:06:40 +0530 Subject: [PATCH 12/14] arm64: dts: qcom: sm8550: Drop PCIE_AUX_CLK from pcie_phy node Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240124-pcie-aux-clk-fix-v1-12-d8a4852b6ba6@linaro.org> References: <20240124-pcie-aux-clk-fix-v1-0-d8a4852b6ba6@linaro.org> In-Reply-To: <20240124-pcie-aux-clk-fix-v1-0-d8a4852b6ba6@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Vinod Koul , Kishon Vijay Abraham I , Rob Herring , Krzysztof Kozlowski , Conor Dooley , cros-qcom-dts-watchers@chromium.org Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Manivannan Sadhasivam X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=1138; i=manivannan.sadhasivam@linaro.org; h=from:subject:message-id; bh=qbS3T4RFVlJivCmN4hJ4Xsqqhf8ddqNIBdThgGXkGnY=; b=owEBbQGS/pANAwAKAVWfEeb+kc71AcsmYgBlsL4FTWuUoQIXeVx6vSsYrfv+1E10lScR+ZHtL eUWXb94QZmJATMEAAEKAB0WIQRnpUMqgUjL2KRYJ5dVnxHm/pHO9QUCZbC+BQAKCRBVnxHm/pHO 9dc8B/98bZbvZy8V9hBe0ncd/s65E4uiIGidQTmD+Dz0V9tH1ytXtu/tD2tpMNqK+QTIAJJq59X 3cuKmhgSQDgXiiz98Shz+xCq8TjmqYMNfyjopeq7+mHoGbS3y54BhY8pW7V+cpQmzMDJ/UcZNMp X1+8h+POmcY90EJ38NkAv16uOlwkv1dNyv/SpsV1vBSuc2OQ0tZhf2HGq7ukHPlPspq+0YO5ibA ABdoRog+r63cOF0yzw9CvkVacAQNkPK9y4qOhgNjk2AtcHR1Lt3K28V07t0RiIqWQK1X/kf9xvw T835vebbz9UYnVxLEPB23lI58DzhZjWFzE50unZQ6Wmdhubs X-Developer-Key: i=manivannan.sadhasivam@linaro.org; a=openpgp; fpr=C668AEC3C3188E4C611465E7488550E901166008 PCIe PHY hw doesn't require PCIE_AUX_CLK for functioning. This clock is only required by the PCIe controller. Hence drop it from pcie_phy node. Signed-off-by: Manivannan Sadhasivam Tested-by: Neil Armstrong # on SM8550-HDK --- arch/arm64/boot/dts/qcom/sm8550.dtsi | 6 ++---- 1 file changed, 2 insertions(+), 4 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm8550.dtsi b/arch/arm64/boot/dts/qcom/sm8550.dtsi index ee1ba5a8c8fc..f074683f7940 100644 --- a/arch/arm64/boot/dts/qcom/sm8550.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8550.dtsi @@ -1760,13 +1760,11 @@ pcie0_phy: phy@1c06000 { compatible = "qcom,sm8550-qmp-gen3x2-pcie-phy"; reg = <0 0x01c06000 0 0x2000>; - clocks = <&gcc GCC_PCIE_0_AUX_CLK>, - <&gcc GCC_PCIE_0_CFG_AHB_CLK>, + clocks = <&gcc GCC_PCIE_0_CFG_AHB_CLK>, <&tcsr TCSR_PCIE_0_CLKREF_EN>, <&gcc GCC_PCIE_0_PHY_RCHNG_CLK>, <&gcc GCC_PCIE_0_PIPE_CLK>; - clock-names = "aux", "cfg_ahb", "ref", "rchng", - "pipe"; + clock-names = "cfg_ahb", "ref", "rchng", "pipe"; resets = <&gcc GCC_PCIE_0_PHY_BCR>; reset-names = "phy";