| Message ID | 20240724114225.2176448-9-quic_mdalam@quicinc.com (mailing list archive) |
|---|---|
| State | Superseded |
| Headers | show
Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com
[205.220.180.131])
(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
(No client certificate requested)
by smtp.subspace.kernel.org (Postfix) with ESMTPS id 80F16158211;
Wed, 24 Jul 2024 11:43:02 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
arc=none smtp.client-ip=205.220.180.131
ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
t=1721821383; cv=none;
b=WLNgQVdrw9Vr5aNt3+hcjGDRYcR3WpTI8kWQnEIl80J3F6k4UwkOIhPERJit9vOjzNTVXU7MDUskVJAVKHqhYq80sTfzL3H/W/0QMz3ZWTPZdB4ss0uS9IbqaTUIStTF4VmLmksSLS7JPlz3GBB3U2lmp004tgSaB/i/3Wkcvrs=
ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org;
s=arc-20240116; t=1721821383; c=relaxed/simple;
bh=3h5tmiZ63xjvIhMcdQCXz2rKNyLoKCjiqCwRbb57PpE=;
h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References:
MIME-Version;
b=sP52gRmOmzOqB4J3OpBtGyncwt6lhbRLpD8lEEPKfz8v5fcQtYo/2jIje6zttseR2Ybl4vosF38MF9TfeVpNG0+loyShuyGRuYXXt/7T7iPO1pxI9x7cEC4VUsXKAY6sC5w+VplrljifLp23c3/WbHY3jko664GG3ImeVp827vY=
ARC-Authentication-Results: i=1; smtp.subspace.kernel.org;
dmarc=pass (p=none dis=none) header.from=quicinc.com;
spf=pass smtp.mailfrom=qualcomm.com;
dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com
header.b=RQskEQUq; arc=none smtp.client-ip=205.220.180.131
Authentication-Results: smtp.subspace.kernel.org;
dmarc=pass (p=none dis=none) header.from=quicinc.com
Authentication-Results: smtp.subspace.kernel.org;
spf=pass smtp.mailfrom=qualcomm.com
Authentication-Results: smtp.subspace.kernel.org;
dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com
header.b="RQskEQUq"
Received: from pps.filterd (m0279870.ppops.net [127.0.0.1])
by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id
46O98Cpr023179;
Wed, 24 Jul 2024 11:42:33 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=
cc:content-transfer-encoding:date:from:in-reply-to:message-id
:mime-version:references:subject:to; s=qcppdkim1; bh=JfbrwCO7cHZ
/F+oVt4C7fO3cxgfxSoFxQNxoK8dHf2I=; b=RQskEQUqlqSZIFURFVUK5Ow0BKT
AYox8zGFnhWqYJxNERNaqKuKJo/aUZ/+b9RhDnfM/vB3zmaWCEaSp/MGjKv4ZKXK
2qjYebE4CIW02BhWMotWvY203cVla2UYCYUpUMm+CpQ+mG+crpi+oIDTu0ElzzEN
QOB83h6UdFROuZkEztTzXVWn7laaVNg0z7BwFGlTVZ6b/0z0ohwN0C2iH228et2U
ai2nTFknmQCLnQ7G0ZbuoLH8lCYUgHBG5aBfr7cl3iLLQAl9CO78aZuUO7LY2GTX
quNcPoRfuzh4JJdZPmVa3K/gDf2AfltAnzwWumoqRAEWdnKbkUm9sDxULBQ==
Received: from apblrppmta02.qualcomm.com
(blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com [103.229.18.19])
by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 40g5ausx9j-1
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
Wed, 24 Jul 2024 11:42:33 +0000 (GMT)
Received: from pps.filterd (APBLRPPMTA02.qualcomm.com [127.0.0.1])
by APBLRPPMTA02.qualcomm.com (8.17.1.19/8.17.1.19) with ESMTP id
46OBgS6K024837;
Wed, 24 Jul 2024 11:42:29 GMT
Received: from pps.reinject (localhost [127.0.0.1])
by APBLRPPMTA02.qualcomm.com (PPS) with ESMTPS id 40g6am4pt9-1
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
Wed, 24 Jul 2024 11:42:29 +0000
Received: from APBLRPPMTA02.qualcomm.com (APBLRPPMTA02.qualcomm.com
[127.0.0.1])
by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 46OBgTR3024890;
Wed, 24 Jul 2024 11:42:29 GMT
Received: from hu-devc-blr-u22-a.qualcomm.com (hu-mdalam-blr.qualcomm.com
[10.131.36.157])
by APBLRPPMTA02.qualcomm.com (PPS) with ESMTPS id 46OBgTnK024887
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
Wed, 24 Jul 2024 11:42:29 +0000
Received: by hu-devc-blr-u22-a.qualcomm.com (Postfix, from userid 466583)
id D73FC41254; Wed, 24 Jul 2024 17:12:27 +0530 (+0530)
From: Md Sadre Alam <quic_mdalam@quicinc.com>
To: broonie@kernel.org, robh@kernel.org, krzk+dt@kernel.org,
conor+dt@kernel.org, andersson@kernel.org, konrad.dybcio@linaro.org,
miquel.raynal@bootlin.com, richard@nod.at, vigneshr@ti.com,
manivannan.sadhasivam@linaro.org, esben@geanix.com,
linux-arm-msm@vger.kernel.org, linux-spi@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-mtd@lists.infradead.org
Cc: quic_mdalam@quicinc.com, quic_varada@quicinc.com,
quic_srichara@quicinc.com
Subject: [PATCH v7 8/8] arm64: dts: qcom: ipq9574: Disable eMMC node
Date: Wed, 24 Jul 2024 17:12:25 +0530
Message-Id: <20240724114225.2176448-9-quic_mdalam@quicinc.com>
X-Mailer: git-send-email 2.34.1
In-Reply-To: <20240724114225.2176448-1-quic_mdalam@quicinc.com>
References: <20240724114225.2176448-1-quic_mdalam@quicinc.com>
Precedence: bulk
X-Mailing-List: linux-arm-msm@vger.kernel.org
List-Id: <linux-arm-msm.vger.kernel.org>
List-Subscribe: <mailto:linux-arm-msm+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-arm-msm+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
X-QCInternal: smtphost
X-QCInternal: smtphost
X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800
signatures=585085
X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800
signatures=585085
X-Proofpoint-ORIG-GUID: xvcYKTeXeEfmi6fpS7-Kb2NVefX8TPWn
X-Proofpoint-GUID: xvcYKTeXeEfmi6fpS7-Kb2NVefX8TPWn
X-Proofpoint-Virus-Version: vendor=baseguard
engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16
definitions=2024-07-24_09,2024-07-23_02,2024-05-17_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
priorityscore=1501
impostorscore=0 bulkscore=0 malwarescore=0 suspectscore=0 mlxscore=0
clxscore=1015 phishscore=0 spamscore=0 adultscore=0 mlxlogscore=911
lowpriorityscore=0 classifier=spam adjust=0 reason=mlx scancount=1
engine=8.19.0-2407110000 definitions=main-2407240086
|
| Series |
Add QPIC SPI NAND driver
|
expand
|
diff --git a/arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts b/arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts index 1bb8d96c9a82..e33e7fafd695 100644 --- a/arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts +++ b/arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts @@ -24,7 +24,7 @@ &sdhc_1 { mmc-hs400-enhanced-strobe; max-frequency = <384000000>; bus-width = <8>; - status = "okay"; + status = "disabled"; }; &tlmm {
Disable eMMC node for rdp433, since rdp433 default boot mode is norplusnand Signed-off-by: Md Sadre Alam <quic_mdalam@quicinc.com> --- Change in [v7] * No Change Change in [v6] * Updated commit message Change in [v5] * No Change Change in [v4] * No change Change in [v3] * Removed co-developed by Change in [v2] * Posted as initial eMMC disable patch Change in [v1] * This patch was not included in v1 arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-)