Message ID | 20240827-qcom_ipq_cmnpll-v3-3-8e009cece8b2@quicinc.com (mailing list archive) |
---|---|
State | Superseded |
Headers | show
Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F01901BDA8E; Tue, 27 Aug 2024 12:46:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724762802; cv=none; b=YTge+v6KmKHFYFPcgk+RvBIB2FlnhmpZP5qEly7HY6cdYJThdqU5Egp9F9u6VRdVlVXZlX7naSuQVG337ufkY5RxGL3yUP6oxHMJtZ7GVS90nml5IQBSG3EUOwuz7m5Df46L+nAGUv9MoPhn2OyRF0HltToqZMTsU6pEFSQqjwI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724762802; c=relaxed/simple; bh=UaJZoPaUKYUb0JNe2CasqNamoyffxUmH95LhSH+Qa6M=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=s3WZwP7+t5COa0u5sYHDn+V8G1HveJNkI1LoIZ584dz3NBUiGWO2ob+cL1o4++hEMH3RL97un0jSPzru0a2RQtfxDoMM5xcWAulb52SsGg+iNmtOa+GAHK8lbtoSUm9aJ6y85y0Fq57MuzcF5HdvJmhuVV9DbCBqcE6qbhvWlJI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=DLK62Mwc; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="DLK62Mwc" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 47R5Xuek027355; Tue, 27 Aug 2024 12:46:32 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 2Aqq3Vs0RbDIhIMYJvQOJKUPMcrOb5ysRXHlUR03tSE=; b=DLK62MwcIz5k9cfG 4AG4RVAyDergnJRlf/x11qTRtgAsQxmMAHschaU9CJW+oNCz9boYmbn5mVQad0I3 Th8cr34gkqUCM0nnkiLy7xCzsxGLxBszNqmPEKtKTdLSxHNE6A7OfpAehLncguH2 GwwFC+qhbemQzi6u6ZUIx5Upb/nb4KVLhQC4WfDUamgjrfQvY38oM67MXlojTNRW yJYHcWmBB4Iwxfl2b/DkXB9K6MmWi5+86nSEwLXr95E7aFOFho59kYq4XcS3yozt TwWm/DTw8Nw26//pA/IBSCff8XlqmyeXkYsAfexCokkh749gJaLW1kY1meLJ1yd6 s8NtAA== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4198s013gs-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 27 Aug 2024 12:46:32 +0000 (GMT) Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 47RCkVIV014483 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 27 Aug 2024 12:46:31 GMT Received: from nsssdc-sh01-lnx.ap.qualcomm.com (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Tue, 27 Aug 2024 05:46:26 -0700 From: Luo Jie <quic_luoj@quicinc.com> Date: Tue, 27 Aug 2024 20:46:01 +0800 Subject: [PATCH v3 3/4] arm64: defconfig: Enable Qualcomm IPQ CMN PLL clock controller Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: <linux-arm-msm.vger.kernel.org> List-Subscribe: <mailto:linux-arm-msm+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-arm-msm+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-ID: <20240827-qcom_ipq_cmnpll-v3-3-8e009cece8b2@quicinc.com> References: <20240827-qcom_ipq_cmnpll-v3-0-8e009cece8b2@quicinc.com> In-Reply-To: <20240827-qcom_ipq_cmnpll-v3-0-8e009cece8b2@quicinc.com> To: Bjorn Andersson <andersson@kernel.org>, Michael Turquette <mturquette@baylibre.com>, Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, Conor Dooley <conor+dt@kernel.org>, Catalin Marinas <catalin.marinas@arm.com>, Will Deacon <will@kernel.org>, Konrad Dybcio <konradybcio@kernel.org> CC: <linux-arm-msm@vger.kernel.org>, <linux-clk@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <quic_kkumarcs@quicinc.com>, <quic_suruchia@quicinc.com>, <quic_pavir@quicinc.com>, <quic_linchen@quicinc.com>, <quic_leiwei@quicinc.com>, <bartosz.golaszewski@linaro.org>, <srinivas.kandagatla@linaro.org>, Luo Jie <quic_luoj@quicinc.com>, Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> X-Mailer: b4 0.14.1 X-Developer-Signature: v=1; a=ed25519-sha256; t=1724762769; l=1117; i=quic_luoj@quicinc.com; s=20240808; h=from:subject:message-id; bh=UaJZoPaUKYUb0JNe2CasqNamoyffxUmH95LhSH+Qa6M=; b=VVSnrjL0qWG+Gq9IuZLdGXAQ3CxPj/o2zTGozeddVsCtFR6+QTp8IOoIhsX7B2Rkk7M345HrY Il2hyHtSm/IDSeXcn1Y/hhDcWL+1YYEG0QfGMngosRQuAyZmzYSFslm X-Developer-Key: i=quic_luoj@quicinc.com; a=ed25519; pk=P81jeEL23FcOkZtXZXeDDiPwIwgAHVZFASJV12w3U6w= X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: ENwcUfHRXbCVDRm17U-EcOetv5auUMLO X-Proofpoint-GUID: ENwcUfHRXbCVDRm17U-EcOetv5auUMLO X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-08-27_06,2024-08-27_01,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 phishscore=0 malwarescore=0 impostorscore=0 clxscore=1015 adultscore=0 suspectscore=0 mlxscore=0 mlxlogscore=783 spamscore=0 bulkscore=0 priorityscore=1501 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2407110000 definitions=main-2408270094 |
Series |
Add CMN PLL clock controller driver for IPQ9574
|
expand
|
diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 01dd286ba7ef..1bc7bd86e589 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -1300,6 +1300,7 @@ CONFIG_QCOM_CLK_SMD_RPM=y CONFIG_QCOM_CLK_RPMH=y CONFIG_IPQ_APSS_6018=y CONFIG_IPQ_APSS_5018=y +CONFIG_IPQ_CMN_PLL=m CONFIG_IPQ_GCC_5018=y CONFIG_IPQ_GCC_5332=y CONFIG_IPQ_GCC_6018=y