From patchwork Mon Nov 4 12:44:12 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manikanta Mylavarapu X-Patchwork-Id: 13861332 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C140F1BBBC6; Mon, 4 Nov 2024 12:45:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730724321; cv=none; b=bNHDiwDjnFJap+ia51JbXHlaiMTe5GdHIsR+IKZyfq7OE4UFiDbCO/TAtUa3WNoqJE5aeQzKaRq4ubmxLdr4QEr8UDEGPiZkLSqKwTNdMo8+WkG7UGXicgReLDH0Y0fE3S2c6AdhwJF+YQ+oWImFJ9N5TEIiIQd9N2D8I7imMJA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1730724321; c=relaxed/simple; bh=K050xeHb5UQFTQRqWsVsmfHoa3scrVsibEBSKzmzV3I=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=p08R4nQ3e7Eyi7ow7cAIla8h1246zAanvSJ75mdGCK9fVBXFdZi/zm2bZm+vypGPOyM/A5tHDOzUEkIOZUq7qyYD1bjTW/K9nc2Zx7WpLREb8rEw9HobN3lWk3H46liBhsuga0XI8TNV5PLV2+DashyryQbV4AcvK2Yz5FM6RUg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=eKkvMxJp; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="eKkvMxJp" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4A4Br0XN012120; Mon, 4 Nov 2024 12:45:12 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= XeicLRJU/nQJJUsesrxgtkSJXhEt7txHwlPXHoD5MAE=; b=eKkvMxJp1YrkZWZl vMPjB0ESVpPdHIP8UOWNLoDQyx2i+b6x5EwpcVx/HfdX3FApAguteCcxqaK78aTX EQchC9B/xuqGiy/sEpnzmEVbxlb954ucLmYrT82New6p9afHD7vLF+TX40klQ/L3 rKSxHXPh1YnM7omyu+gXIkB2fnVXd9u5s/tZXrQxpa6u/YzJkJY2OHyNRaekusgq UM8sCn8fnhaAzm25frBI1MUdcAmcv09nimG88ampP01CVIM88unUx5Jf46uHZSrk FncDCfX7X3fwS6DSDcDVzwVCAkU9ueygtjwtevhuHQwnKQnkaPCD8bifDaAFPYge 5pJE5A== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 42nd5cm7e6-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 04 Nov 2024 12:45:12 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 4A4CjBcE025652 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 4 Nov 2024 12:45:11 GMT Received: from hu-mmanikan-blr.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Mon, 4 Nov 2024 04:45:06 -0800 From: Manikanta Mylavarapu To: , , , , , , , , , , , , , , , CC: , Subject: [PATCH v6 6/7] arm64: dts: qcom: ipq5424: Add tsens node Date: Mon, 4 Nov 2024 18:14:12 +0530 Message-ID: <20241104124413.2012794-7-quic_mmanikan@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20241104124413.2012794-1-quic_mmanikan@quicinc.com> References: <20241104124413.2012794-1-quic_mmanikan@quicinc.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: BiZmLSIuJwhhxqbINivg_OtuMlDDR_be X-Proofpoint-GUID: BiZmLSIuJwhhxqbINivg_OtuMlDDR_be X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 spamscore=0 mlxscore=0 impostorscore=0 lowpriorityscore=0 bulkscore=0 suspectscore=0 adultscore=0 clxscore=1015 phishscore=0 malwarescore=0 mlxlogscore=746 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2409260000 definitions=main-2411040111 IPQ5424 has tsens v2.3.3 peripheral. This patch adds the tsense node with nvmem cells for calibration data. Signed-off-by: Manikanta Mylavarapu --- arch/arm64/boot/dts/qcom/ipq5424.dtsi | 87 +++++++++++++++++++++++++++ 1 file changed, 87 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/ipq5424.dtsi b/arch/arm64/boot/dts/qcom/ipq5424.dtsi index 76af0d87e9a8..e97cf6529dd7 100644 --- a/arch/arm64/boot/dts/qcom/ipq5424.dtsi +++ b/arch/arm64/boot/dts/qcom/ipq5424.dtsi @@ -137,6 +137,93 @@ soc@0 { #size-cells = <2>; ranges = <0 0 0 0 0x10 0>; + efuse@a4000 { + compatible = "qcom,ipq5424-qfprom", "qcom,qfprom"; + reg = <0 0x000a4000 0 0x741>; + #address-cells = <1>; + #size-cells = <1>; + + s9: s9@3dc { + reg = <0x3dc 0x1>; + bits = <4 4>; + }; + + s10: s10@3dd { + reg = <0x3dd 0x1>; + bits = <0 4>; + }; + + s11: s11@3dd { + reg = <0x3dd 0x1>; + bits = <4 4>; + }; + + s12: s12@3de { + reg = <0x3de 0x1>; + bits = <0 4>; + }; + + s13: s13@3de { + reg = <0x3de 0x1>; + bits = <4 4>; + }; + + s14: s14@3e5 { + reg = <0x3e5 0x2>; + bits = <7 4>; + }; + + s15: s15@3e6 { + reg = <0x3e6 0x1>; + bits = <3 4>; + }; + + tsens_mode: mode@419 { + reg = <0x419 0x1>; + bits = <0 3>; + }; + + tsens_base0: base0@419 { + reg = <0x419 0x2>; + bits = <3 10>; + }; + + tsens_base1: base1@41a { + reg = <0x41a 0x2>; + bits = <5 10>; + }; + }; + + tsens: thermal-sensor@4a9000 { + compatible = "qcom,ipq5424-tsens"; + reg = <0 0x004a9000 0 0x1000>, + <0 0x004a8000 0 0x1000>; + nvmem-cells = <&tsens_mode>, + <&tsens_base0>, + <&tsens_base1>, + <&s9>, + <&s10>, + <&s11>, + <&s12>, + <&s13>, + <&s14>, + <&s15>; + nvmem-cell-names = "mode", + "base0", + "base1", + "s9", + "s10", + "s11", + "s12", + "s13", + "s14", + "s15"; + interrupts = ; + interrupt-names = "combined"; + #qcom,sensors = <7>; + #thermal-sensor-cells = <1>; + }; + tlmm: pinctrl@1000000 { compatible = "qcom,ipq5424-tlmm"; reg = <0 0x01000000 0 0x300000>;