From patchwork Mon Jan 27 13:47:48 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 13951409 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 06B93204596 for ; Mon, 27 Jan 2025 13:48:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737985710; cv=none; b=TSCfZGuEAiIWpKvDWb4/YgMXGd6bb9GrYLYpmxt2SpkYfbGqIJaZr/2Y4WVJS1L+1zf/R0AI50SevAtKV7MQBYwg9wj8CBQDUXq5eihN9ezRMAcXPKno4kpcfb1JI56quhDrMKRZR3DANfhrsQr4fOlJQgtydkQX7wGYqbl0ndI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737985710; c=relaxed/simple; bh=RHakl6Gwe9BOnWGUgPUObCru2zciOH1VzMJFF6WWnmQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=MZNswJ+m6/6nS6xBygLyAfkuYgoOpVnqIYFBz1q0Pjg4XlVO2NONrTMJY23klOrSKo3lgT4krHMcmciuhsC9B/sWDVASzmuxz49gPTLwagW+FH2NC+xf/+yAv/mtrMrrwYVVvtKgOknuVdi5oKdM4GzwqlbjKoVVWA5ixssstAY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=E6b3V1dN; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="E6b3V1dN" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-43616bf3358so7277495e9.3 for ; Mon, 27 Jan 2025 05:48:27 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1737985706; x=1738590506; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=9nW0kswqbaD7wcuc2Omvx4WC9VvYaapDa+Yvo/2x25Q=; b=E6b3V1dNkSbfBWT2Y78MdwblvuDsNUkVAtXODEH7gAcmHZddpuddBsUjqLSEcC9Xos K4gbAfljw/uIIRJMEndhQoEl3L5/JYphuqmzmXvm4MxbK3HzaH0lZ8PONbiqzSzIVj06 e+xQHq2tAqML7ID3OCzE7MqYmrwvS8CAsPFWAiTPfRW23zcPJH+EoDiWg9fbSBb5zpVB +VzoPcXKhGyK9YtHEwLruMUL+prZoDMaSeqKom/MGbfIcc0OIj1TjFYGT9QjX57tu8qT R9Lv/XUbOr+uFA9UsQUEbFYP8dp6+0e9fZRTHCJYAqCJCBIgtwG9HZ+BuXNRn6I8m46l k9eA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1737985706; x=1738590506; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=9nW0kswqbaD7wcuc2Omvx4WC9VvYaapDa+Yvo/2x25Q=; b=dHHUdYEbITOuAJ/136oduw61bL8u6C/yu28IAxzoW5RoprKxEfgKyr/zS2pz07lzLv ik5j/L+OcvRVnnJZZH9MJLtTm1SxF9bnZpGGn/BpgJV4yznhSPFihZ2IYqkBG1btRou/ 7Os3BbOfMwm/ySQ/JM6fnr40RuGam4No1YTPVEfL/Bmc7LZK/ABdoEgjcCHYkeGU+F9D ESz66yEh89JzjijInJyteFzdpzcv1kRMaTC4/pZZfEKmJNp6AwQ3Ui1mm35joKtogUu4 mviz2JCXy7yBfVSmljhU/Z54fazeu36Q/FxADLwHVRkX1ZazRrzQwHYO+jLGUFUxvL6R 4eGg== X-Gm-Message-State: AOJu0Yzc0gL0xowqIus1DFtw4cHl0Hl0qtsxuOqrjuqcnjqiZWwQX+3i +aevHXpWlM+1WNVP0D0pjhV+ZJbc9V/d4GHto82S+YlphmiTFMW5eM/x54JYElk= X-Gm-Gg: ASbGnctRtloxGdLiRv0S+ILYPXMG1eTERzN0p8Nox3owxoeVc2vk9V0dZm4YmFP6eE1 ebfxgV1mS9Qr/mpQmG22a/h4jcl369D0nUkFRPu0Fl54l2bc2DCvuyZnadK9txY69ke7Oqb2XNq B6fkr35lM/1MxRVyehWiFVoBrioSfT8/QlxkDdcHSt46oy9EHJQcMrZZKR1R8xUCsYvUGTdfNKB OkMgegbm78VjFKQR9+1akiCo6NKmivyQxp2AJq+SPwc1N0MVViyJoytt9xapgIsssM55wH/CZie rYAlL9oITUIvDpF7N8+juId/jMmrsw== X-Google-Smtp-Source: AGHT+IEIbITCww9p7YTyiyRU6ri2PgRYfZEXmA5pm2lEbb1IQhlwafmn/5kQVt7FfB6v/5JxCSXZFw== X-Received: by 2002:a05:600c:4f54:b0:434:f9c1:a5b1 with SMTP id 5b1f17b1804b1-4389141c9cemr144223335e9.3.1737985706173; Mon, 27 Jan 2025 05:48:26 -0800 (PST) Received: from [127.0.1.1] ([178.197.218.98]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-438bd47f292sm131038555e9.3.2025.01.27.05.48.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 27 Jan 2025 05:48:25 -0800 (PST) From: Krzysztof Kozlowski Date: Mon, 27 Jan 2025 14:47:48 +0100 Subject: [PATCH 15/24] arm64: dts: qcom: sdm845: Use the header with DSI phy clock IDs Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250127-dts-qcom-dsi-phy-clocks-v1-15-9d8ddbcb1c7f@linaro.org> References: <20250127-dts-qcom-dsi-phy-clocks-v1-0-9d8ddbcb1c7f@linaro.org> In-Reply-To: <20250127-dts-qcom-dsi-phy-clocks-v1-0-9d8ddbcb1c7f@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , cros-qcom-dts-watchers@chromium.org Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=4072; i=krzysztof.kozlowski@linaro.org; h=from:subject:message-id; bh=RHakl6Gwe9BOnWGUgPUObCru2zciOH1VzMJFF6WWnmQ=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBnl46Mjqvx8HsY5ayuuiiEjYUUeFPjFJlPlGcg6 0Jiujexu7aJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCZ5eOjAAKCRDBN2bmhouD 13LgD/9dz1YsIMQw36Y9c47lwENUW5jh03+ew5lqV9xJhxBj8mPArbuSX4/ED3eEnQypWcsdbQ1 jQD6T9UtTX4TKKT/b5Ag0L9VkHLMM0RLe7jjLpJCe+7UHCd6BZ6OhPORbNBlFJ6/Pdi0D+3JBCm 0mglagwrogiG2MbGau297dt+L2zImuay6OeyTkYODhKGotApc0ltO+fs0odIhueIB9mwkY+1Y9s GVnjYIsamdozHH6z9VfQdqYbnGKvmJoqZqaASM/0Hd6f1ECTfT0KYaj45OKIncS2FE+3NufAgmO BeObZPiFFyxkDiKv4OE4JCdr+3kzpl5KbrIbJzqWCvogvTg7zt/PKb0o8xWx+BhgSn2HNh7cjzD X28/FzcNWIvg8dzUXmGq8zUCE7GmprvgKK1oPUdcpLVgpBsWoywz5POK6d2sMZHpxm3Af3oaSCz ldDQphrPJJlwD4X1anPzaA4r6jTyfzXyWfGTKO1QQGu4Y7ZpJ3EuYBTsuU1g9oHokT72tdzGsgo niR5e2k2oMSjoMPbpwh6tHV4Hm2ODCXYcfoGsfvQD/PvrqhQD8zbkJHwKYalmux97ayvaXwzmEn 0X6VJHxKU6iQOvXQ/OscyPvK7HeX9CJOYpAa8sAoYzZYRvSOuo3taTe9FU2gTTgN2f8OOW27G/Y ftPpbs+NMkCkRww== X-Developer-Key: i=krzysztof.kozlowski@linaro.org; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B Use the header with DSI phy clock IDs to make code more readable. Signed-off-by: Krzysztof Kozlowski --- Depends on: https://lore.kernel.org/all/20250127132105.107138-1-krzysztof.kozlowski@linaro.org/ --- arch/arm64/boot/dts/qcom/sdm845-db845c.dts | 3 ++- arch/arm64/boot/dts/qcom/sdm845-mtp.dts | 3 ++- arch/arm64/boot/dts/qcom/sdm845.dtsi | 21 +++++++++++++-------- 3 files changed, 17 insertions(+), 10 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sdm845-db845c.dts b/arch/arm64/boot/dts/qcom/sdm845-db845c.dts index 1cc0f571e1f7f3023efa08adf2791ffce5f2fecf..850c4307cfa903938b56d5805e4e0cf37f565cd5 100644 --- a/arch/arm64/boot/dts/qcom/sdm845-db845c.dts +++ b/arch/arm64/boot/dts/qcom/sdm845-db845c.dts @@ -559,7 +559,8 @@ &mdss_dsi1 { qcom,dual-dsi-mode; /* DSI1 is slave, so use DSI0 clocks */ - assigned-clock-parents = <&mdss_dsi0_phy 0>, <&mdss_dsi0_phy 1>; + assigned-clock-parents = <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>; status = "okay"; diff --git a/arch/arm64/boot/dts/qcom/sdm845-mtp.dts b/arch/arm64/boot/dts/qcom/sdm845-mtp.dts index 2391f842c9038a3030511a1c9c8edd31bbacf2b0..11b19613bc0e607df219fe800fe64b660bb6d027 100644 --- a/arch/arm64/boot/dts/qcom/sdm845-mtp.dts +++ b/arch/arm64/boot/dts/qcom/sdm845-mtp.dts @@ -499,7 +499,8 @@ &mdss_dsi1 { qcom,dual-dsi-mode; /* DSI1 is slave, so use DSI0 clocks */ - assigned-clock-parents = <&mdss_dsi0_phy 0>, <&mdss_dsi0_phy 1>; + assigned-clock-parents = <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>; ports { port@1 { diff --git a/arch/arm64/boot/dts/qcom/sdm845.dtsi b/arch/arm64/boot/dts/qcom/sdm845.dtsi index e0ce804bb1a35047b092d4745988170738a3cd03..d7fc3d301f64ce64e71921d234c2d1b3a9655d09 100644 --- a/arch/arm64/boot/dts/qcom/sdm845.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm845.dtsi @@ -7,6 +7,7 @@ #include #include +#include #include #include #include @@ -4708,8 +4709,10 @@ mdss_dsi0: dsi@ae94000 { "core", "iface", "bus"; - assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>, <&dispcc DISP_CC_MDSS_PCLK0_CLK_SRC>; - assigned-clock-parents = <&mdss_dsi0_phy 0>, <&mdss_dsi0_phy 1>; + assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_PCLK0_CLK_SRC>; + assigned-clock-parents = <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>; operating-points-v2 = <&dsi_opp_table>; power-domains = <&rpmhpd SDM845_CX>; @@ -4780,8 +4783,10 @@ mdss_dsi1: dsi@ae96000 { "core", "iface", "bus"; - assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE1_CLK_SRC>, <&dispcc DISP_CC_MDSS_PCLK1_CLK_SRC>; - assigned-clock-parents = <&mdss_dsi1_phy 0>, <&mdss_dsi1_phy 1>; + assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE1_CLK_SRC>, + <&dispcc DISP_CC_MDSS_PCLK1_CLK_SRC>; + assigned-clock-parents = <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>; operating-points-v2 = <&dsi_opp_table>; power-domains = <&rpmhpd SDM845_CX>; @@ -4975,10 +4980,10 @@ dispcc: clock-controller@af00000 { clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GCC_DISP_GPLL0_CLK_SRC>, <&gcc GCC_DISP_GPLL0_DIV_CLK_SRC>, - <&mdss_dsi0_phy 0>, - <&mdss_dsi0_phy 1>, - <&mdss_dsi1_phy 0>, - <&mdss_dsi1_phy 1>, + <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>, + <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>, <&usb_1_qmpphy QMP_USB43DP_DP_LINK_CLK>, <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; clock-names = "bi_tcxo",