From patchwork Mon Jan 27 13:47:53 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 13951414 Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BC0732046B4 for ; Mon, 27 Jan 2025 13:48:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737985717; cv=none; b=Cl/KKSjjoD/5lwtTEHEWA02621gxahGY1pibmU5+jASY3+78K37vuD2VZ354+mrFB5aTYk2DokSkqQwwQ0DK3b7D1DewL67UqixrB232qg5DOxcyNPt4GRry47AYb13KR7v/e8rh6T5hj+paSisRk2NRjFE56i6twn7tg4OG8Qc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1737985717; c=relaxed/simple; bh=eTiJpd0ZzHSjlbk+10lATAcIQTHEVoGhG40y5TkdTPk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=FULltboebosiGDy5s2oswBYVf7+VK8MB//66ug7iGlSy7VWee3o5yrVNYwvWPtyhY+WKAS0+QMTuRt4KRWJJvYR1sftFtzcqYYfRfSwSA0rPdkEheBZMaVIQDUu2yHclgojRbOQ4wcgnKQhwo0oq3jA/oFnttYgEQfhMfD7LsTE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=u075diKw; arc=none smtp.client-ip=209.85.128.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="u075diKw" Received: by mail-wm1-f41.google.com with SMTP id 5b1f17b1804b1-434f398a171so3929365e9.2 for ; Mon, 27 Jan 2025 05:48:34 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1737985713; x=1738590513; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Uc3dj3WlB20OL3wdtK23hDevRCxJCQRLaPTSMnYGso0=; b=u075diKw41Nghg0rcPFDr7TghjSeDsvQVCT1cGSYUzJrdNwSAlvtggKM4KE8RvJSAR +4XCCpcTOQtaNoaBCi6V9wSrp64D9xnJj/dhxIAkfghJn2o3HpCkpyOFlLXmMHBVrjQB kpz9OFPXRaOCaVUj1NaT+2UG2UgKT8gsdq7U3uqmIcdXx9s1myki9abkuew9G4kw6277 0fkLey+TQ8ofm4/5SdQt8Bsp3EukoNdwc8mwNQOLgFNtM0m0LIiN1h3gtUVnaBBld/ww mD9BzhpmrcoP3Wl2DLvD4ACbnkHggESXmgKAmynnXqToXZvB+RnHjd7BiLNjYUfmecQw +QNw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1737985713; x=1738590513; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Uc3dj3WlB20OL3wdtK23hDevRCxJCQRLaPTSMnYGso0=; b=enbBDxcwQJd2dr8SAZaZJ4qrspbqYH1eSLnDw9ri/WemVmasvJcxko/qAx7SltmExc F1IEpnvrvlWQ84W+sCRxRp0buKZNN2y9Q8/c2DAOMtWnYHoVJOX8dK0FNEoBsuwR8hEv QADr6pnVKhL+NCpx51ABkZjiZN8LBQcbW36+DOhzLz4K/nMR+BsDhbq2IJhFnHmFs6oB 3zX7JYlR5AsdFibxk0Myb15jfjek7KiMdkFn0QhYnJ4BhFA6xdsQ9eOR2QuyBQqlxSVq 900dFbxd69nvWPG4A9cybaAus4R5TUF9e2JImglonMQXPZyWcqNjAU+2xULgUYyva6NL huow== X-Gm-Message-State: AOJu0YxWIn2VkFtoxi9y2VZfEv5f+QvxydD4krstksI6DcE7U1JRM9+e N3x1yYLy6pj2EFphAaEZDMqley+FAQ1GGCnorzc/B4JTlMKFB7+310NVNqH2LpI= X-Gm-Gg: ASbGncs4YkldCtIdYrsCtP6ENpiqSBCI1pX4ofNpMAykWwHvTR6+vrX/tKLf+hAtWCb pw1CnHCB0lrfKKhiFtZEdHBmWBjgMvsolRmOelwTgFBd3/8dsX5ErEHpGx9/zk+OzSKMWJ+tW6a 05dHuvxNbo0vsfqEwOMUTvrZOu+41zYETtUjhH44mB3x6BOXUBlZ9iZriA5SSMy0LvGJP70qh76 WSz8v46/mLJ9mimZrULSOTRQXkZtxIjXNhXf7UHbn8cmrDEoCirIa/WvqixJM/sytXddQ8hEDjU bP9UeOxrp191V/+a9oc= X-Google-Smtp-Source: AGHT+IH6OF7thGtOTMQu5GRLiqAbg2ec6UxonHKN/DjUiMiDjkVTclueN3IU3wVpGmOYthb9GZohqQ== X-Received: by 2002:a05:600c:4743:b0:434:fecf:cb2f with SMTP id 5b1f17b1804b1-43891460b86mr146305505e9.5.1737985713101; Mon, 27 Jan 2025 05:48:33 -0800 (PST) Received: from [127.0.1.1] ([178.197.218.98]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-438bd47f292sm131038555e9.3.2025.01.27.05.48.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 27 Jan 2025 05:48:32 -0800 (PST) From: Krzysztof Kozlowski Date: Mon, 27 Jan 2025 14:47:53 +0100 Subject: [PATCH 20/24] arm64: dts: qcom: sm8250: Use the header with DSI phy clock IDs Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250127-dts-qcom-dsi-phy-clocks-v1-20-9d8ddbcb1c7f@linaro.org> References: <20250127-dts-qcom-dsi-phy-clocks-v1-0-9d8ddbcb1c7f@linaro.org> In-Reply-To: <20250127-dts-qcom-dsi-phy-clocks-v1-0-9d8ddbcb1c7f@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , cros-qcom-dts-watchers@chromium.org Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=3495; i=krzysztof.kozlowski@linaro.org; h=from:subject:message-id; bh=eTiJpd0ZzHSjlbk+10lATAcIQTHEVoGhG40y5TkdTPk=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBnl46Qx4Rsd/ipHmsAz0AEE93cfNo9wO5uLc9vO /rB0zuC7eaJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCZ5eOkAAKCRDBN2bmhouD 13TeD/45ytLjFUbH544Cx01YhXBr7uJYwYgHHmlUUD8xJiWVD8DLw53bTkJaP3nGKqHGjt5p7cP pZeNVClL8kwkjkvbmqPYLOL8xYCGxyo0lrknowQmX9Sj21OdQsnxkZmVNfKxVvYvvVa0zizSW3v 0HEy/9mDRyg1eady5GiMnKBX8RO8PoLHIQTRub0Z8JkAmjQJYnB4YDGPA4TIy6C192x5nPqXvgM 094PqZp/9dzpatUxi4Kn/gMVjqk6yHbpj/yQIocl1CQ90tDznSFU9IPr0JNyArviQduYeSmrFHX 2ID+q5LbAEfMbbhMMDn6CyAgGUTQGR+Dd4UxrvcWnO1UGy2VkyW1BBg+tOGiIgsXxu/Ye4q6mIx SaO4K8/Sr5iotaGv75orPPqVSIyDRBG9yq4TdNr7w6FRcOf/ha9QXoGadxu0BxHeSL8Q/Ym9Xnt GbftzuT44hg/sPhW9taZOIVRJvDQzAd8IYhOMlTd2kf/7b3XOWnGXr1CqUgLXlBWgknSVezMPSi W2LAUPU3FsLfT5HJ1hNQn7P7MbbdsOkou8FkDgUkdaLtaltjVU2ScTiD+7/ER8pgJihhIkL0Nlm hdEeY3OzQ1Rm2LTt4l1/PZJmoQoCZO3AYNbdK6ylods9npasgBmOi2gc1Sjs1zKJfHRGZL5yCDc xl9QBsRpRfKzGqg== X-Developer-Key: i=krzysztof.kozlowski@linaro.org; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B Use the header with DSI phy clock IDs to make code more readable. Signed-off-by: Krzysztof Kozlowski --- Depends on: https://lore.kernel.org/all/20250127132105.107138-1-krzysztof.kozlowski@linaro.org/ --- .../boot/dts/qcom/sm8250-xiaomi-elish-common.dtsi | 3 ++- arch/arm64/boot/dts/qcom/sm8250.dtsi | 21 +++++++++++++-------- 2 files changed, 15 insertions(+), 9 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm8250-xiaomi-elish-common.dtsi b/arch/arm64/boot/dts/qcom/sm8250-xiaomi-elish-common.dtsi index 813b009b7bd6818b92b243f0982d2c7ef903d421..5723999db89afecb666db1e6c937794455cf7342 100644 --- a/arch/arm64/boot/dts/qcom/sm8250-xiaomi-elish-common.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8250-xiaomi-elish-common.dtsi @@ -659,7 +659,8 @@ &mdss_dsi1 { qcom,dual-dsi-mode; qcom,sync-dual-dsi; /* DSI1 is slave, so use DSI0 clocks */ - assigned-clock-parents = <&mdss_dsi0_phy 0>, <&mdss_dsi0_phy 1>; + assigned-clock-parents = <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>; status = "okay"; }; diff --git a/arch/arm64/boot/dts/qcom/sm8250.dtsi b/arch/arm64/boot/dts/qcom/sm8250.dtsi index c2937b4d9f180296733b6d7a7a16a088f1f96b76..751294c5ee4385437364ffcedcfd64248a42f6cf 100644 --- a/arch/arm64/boot/dts/qcom/sm8250.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8250.dtsi @@ -5,6 +5,7 @@ #include #include +#include #include #include #include @@ -4861,8 +4862,10 @@ mdss_dsi0: dsi@ae94000 { "iface", "bus"; - assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>, <&dispcc DISP_CC_MDSS_PCLK0_CLK_SRC>; - assigned-clock-parents = <&mdss_dsi0_phy 0>, <&mdss_dsi0_phy 1>; + assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_PCLK0_CLK_SRC>; + assigned-clock-parents = <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>; operating-points-v2 = <&dsi_opp_table>; power-domains = <&rpmhpd RPMHPD_MMCX>; @@ -4953,8 +4956,10 @@ mdss_dsi1: dsi@ae96000 { "iface", "bus"; - assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE1_CLK_SRC>, <&dispcc DISP_CC_MDSS_PCLK1_CLK_SRC>; - assigned-clock-parents = <&mdss_dsi1_phy 0>, <&mdss_dsi1_phy 1>; + assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE1_CLK_SRC>, + <&dispcc DISP_CC_MDSS_PCLK1_CLK_SRC>; + assigned-clock-parents = <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>; operating-points-v2 = <&dsi_opp_table>; power-domains = <&rpmhpd RPMHPD_MMCX>; @@ -5011,10 +5016,10 @@ dispcc: clock-controller@af00000 { power-domains = <&rpmhpd RPMHPD_MMCX>; required-opps = <&rpmhpd_opp_low_svs>; clocks = <&rpmhcc RPMH_CXO_CLK>, - <&mdss_dsi0_phy 0>, - <&mdss_dsi0_phy 1>, - <&mdss_dsi1_phy 0>, - <&mdss_dsi1_phy 1>, + <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>, + <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>, <&usb_1_qmpphy QMP_USB43DP_DP_LINK_CLK>, <&usb_1_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; clock-names = "bi_tcxo",