Message ID | 1555093342-428-1-git-send-email-t-kristo@ti.com (mailing list archive) |
---|---|
Headers | show |
Series | clk: keystone: sci-clk: perf improvements | expand |
Hi Santosh, Seems I missed adding you to delivery of this series, sorry about that. Do you want me to re-post? -Tero On 12/04/2019 21:22, Tero Kristo wrote: > Hi, > > After some thinking, I decided to switch the clock scan method for > the sci-clk completely over to DT based scan. For example, on am65xx, > the boot time improvement for the clock probe is from 398ms down to > 7.3ms. I retained the full firmware scan code behind a separate > Kconfig option; this can be useful for some debugging purposes if > someone needs to see all the clocks in a device. > > Also, added patch #1 for cropping down the registered clock names, > currently they are pretty long forms containing the full interconnect > node paths, which makes the debugfs sort of un-usable. > > -Tero > > -- > -- Texas Instruments Finland Oy, Porkkalankatu 22, 00180 Helsinki. Y-tunnus/Business ID: 0615521-4. Kotipaikka/Domicile: Helsinki