Message ID | 1467253139-21112-1-git-send-email-zhengxing@rock-chips.com (mailing list archive) |
---|---|
State | Not Applicable, archived |
Headers | show |
Am Donnerstag, 30. Juni 2016, 10:18:59 schrieb Xing Zheng: > The CLKSEL_CON32 bit_0 is controlled for spdif_8ch, not spdif_rec_dptx, > it should be bit_8, let's fix it. > > Reported-by: Chris Zhong <zyw@rock-chips.com> > Tested-by: Chris Zhong <zyw@rock-chips.com> > Signed-off-by: Xing Zheng <zhengxing@rock-chips.com> applied to my clk branch for 4.8 -- To unsubscribe from this list: send the line "unsubscribe linux-clk" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html
diff --git a/drivers/clk/rockchip/clk-rk3399.c b/drivers/clk/rockchip/clk-rk3399.c index b6742fa..78e51cb 100644 --- a/drivers/clk/rockchip/clk-rk3399.c +++ b/drivers/clk/rockchip/clk-rk3399.c @@ -586,7 +586,7 @@ static struct rockchip_clk_branch rk3399_clk_branches[] __initdata = { RK3399_CLKGATE_CON(8), 15, GFLAGS), COMPOSITE(SCLK_SPDIF_REC_DPTX, "clk_spdif_rec_dptx", mux_pll_src_cpll_gpll_p, 0, - RK3399_CLKSEL_CON(32), 15, 1, MFLAGS, 0, 5, DFLAGS, + RK3399_CLKSEL_CON(32), 15, 1, MFLAGS, 8, 5, DFLAGS, RK3399_CLKGATE_CON(10), 6, GFLAGS), /* i2s */ COMPOSITE(0, "clk_i2s0_div", mux_pll_src_cpll_gpll_p, 0,