From patchwork Tue Aug 29 07:58:37 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Leo Yan X-Patchwork-Id: 9926825 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id 462C060380 for ; Tue, 29 Aug 2017 07:59:01 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 30EFB2888C for ; Tue, 29 Aug 2017 07:59:01 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 224212888E; Tue, 29 Aug 2017 07:59:01 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-6.8 required=2.0 tests=BAYES_00,DKIM_SIGNED, RCVD_IN_DNSWL_HI,T_DKIM_INVALID autolearn=ham version=3.3.1 Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 94E702888C for ; Tue, 29 Aug 2017 07:59:00 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751221AbdH2H67 (ORCPT ); Tue, 29 Aug 2017 03:58:59 -0400 Received: from mail-wm0-f44.google.com ([74.125.82.44]:36503 "EHLO mail-wm0-f44.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750779AbdH2H66 (ORCPT ); Tue, 29 Aug 2017 03:58:58 -0400 Received: by mail-wm0-f44.google.com with SMTP id b82so15578990wmd.1 for ; Tue, 29 Aug 2017 00:58:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=1QTAkAouuld/wM+dc9gS4N+DO6HtlObajL2OqRTxkq8=; b=bJTZNtv6nd511Vi4PEmZ8aEC0ilhQnBUZdFBZRkpXK4T09jbuV3LAG2ClIjSuiIwow hwMjuxg18xerAQ/t/+vnRXxbAkika/ByQefdmDloKgGT02t58p5n6YcHYZQX/MV8dWxR IspLr+o2t5gwHguX43HrYnO59/DMzO7+M3IDo= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=1QTAkAouuld/wM+dc9gS4N+DO6HtlObajL2OqRTxkq8=; b=MIlAHdtvhiLX14q4TIK63Q19L/8gF74Q10I/Nl6A1EMntdndEy2tyK2FectD+ok4TJ S8abn2wBxSTl6C5IR4PRxf3mTpaA6s5Ts7nGqHyOel2eNGZ+4y+u46WiS5vS9uDeNAkg K7KGCp1iNADNw597zYMidi8xUGC5OPtXpq1U009QK2FqL19T5THRDdG/1G/sCJZeFgeA PZWOj8ZtHm3KFDSjiGWlunDkGzzqMR+zJte2YJvlLOA6TgONQFXRrniYAfMcNjKsL9Xg A6ZEElYVpfcqLgF/l0iGs+kQ/tZoG9zEDhPEKADTPbquXRk6gmG2ApbUW4ULuGwGHX5h 5+Zw== X-Gm-Message-State: AHYfb5hlkaG59kNxPdY7XaBUWJ6/lbZr8GF36X85Owx6XfJZ2ix/noSO dsbEygvFftnaMzZI X-Received: by 10.80.134.138 with SMTP id r10mr2703412eda.123.1503993537260; Tue, 29 Aug 2017 00:58:57 -0700 (PDT) Received: from localhost.localdomain (li524-22.members.linode.com. [176.58.122.22]) by smtp.gmail.com with ESMTPSA id a30sm965360ede.13.2017.08.29.00.58.50 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 29 Aug 2017 00:58:55 -0700 (PDT) From: Leo Yan To: Wei Xu , Rob Herring , Mark Rutland , Michael Turquette , Stephen Boyd , Zhangfei Gao , linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, Dmitry Shmidt , Guodong Xu , Haojian Zhuang Cc: Leo Yan Subject: [PATCH 1/2] clk: hi6220: change watchdog clock source Date: Tue, 29 Aug 2017 15:58:37 +0800 Message-Id: <1503993518-24428-1-git-send-email-leo.yan@linaro.org> X-Mailer: git-send-email 2.7.4 Sender: linux-clk-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-clk@vger.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP The old code uses tcxo (19.2MHz) as watchdog clock but actually the watchdog uses 32K clock, as result the watchdog timeout cannot be set correctly and delay long time to reset SoC. So this patch is to use 'ref32k' as clock source for watchdog. Fixes: 72ea48610d43 ("clk: hi6220: Clock driver support for Hisilicon hi6220 SoC") Signed-off-by: Leo Yan --- drivers/clk/hisilicon/clk-hi6220.c | 6 +++--- 1 file changed, 3 insertions(+), 3 deletions(-) diff --git a/drivers/clk/hisilicon/clk-hi6220.c b/drivers/clk/hisilicon/clk-hi6220.c index 4181b68..e786d71 100644 --- a/drivers/clk/hisilicon/clk-hi6220.c +++ b/drivers/clk/hisilicon/clk-hi6220.c @@ -55,9 +55,9 @@ static struct hisi_fixed_factor_clock hi6220_fixed_factor_clks[] __initdata = { }; static struct hisi_gate_clock hi6220_separated_gate_clks_ao[] __initdata = { - { HI6220_WDT0_PCLK, "wdt0_pclk", "clk_tcxo", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x630, 12, 0, }, - { HI6220_WDT1_PCLK, "wdt1_pclk", "clk_tcxo", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x630, 13, 0, }, - { HI6220_WDT2_PCLK, "wdt2_pclk", "clk_tcxo", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x630, 14, 0, }, + { HI6220_WDT0_PCLK, "wdt0_pclk", "ref32k", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x630, 12, 0, }, + { HI6220_WDT1_PCLK, "wdt1_pclk", "ref32k", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x630, 13, 0, }, + { HI6220_WDT2_PCLK, "wdt2_pclk", "ref32k", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x630, 14, 0, }, { HI6220_TIMER0_PCLK, "timer0_pclk", "clk_tcxo", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x630, 15, 0, }, { HI6220_TIMER1_PCLK, "timer1_pclk", "clk_tcxo", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x630, 16, 0, }, { HI6220_TIMER2_PCLK, "timer2_pclk", "clk_tcxo", CLK_SET_RATE_PARENT|CLK_IGNORE_UNUSED, 0x630, 17, 0, },