From patchwork Thu Jan 19 14:58:19 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Martin Blumenstingl X-Patchwork-Id: 9526085 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id 829AD6020B for ; Thu, 19 Jan 2017 14:58:50 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 737902853E for ; Thu, 19 Jan 2017 14:58:50 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 676DE28559; Thu, 19 Jan 2017 14:58:50 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-6.3 required=2.0 tests=BAYES_00, DKIM_ADSP_CUSTOM_MED, DKIM_SIGNED, FREEMAIL_FROM, RCVD_IN_DNSWL_HI, RCVD_IN_SORBS_SPAM, T_DKIM_INVALID autolearn=ham version=3.3.1 Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 546E32853E for ; Thu, 19 Jan 2017 14:58:49 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753115AbdASO6s (ORCPT ); Thu, 19 Jan 2017 09:58:48 -0500 Received: from mail-wm0-f65.google.com ([74.125.82.65]:35665 "EHLO mail-wm0-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753304AbdASO6p (ORCPT ); Thu, 19 Jan 2017 09:58:45 -0500 Received: by mail-wm0-f65.google.com with SMTP id d140so12601466wmd.2; Thu, 19 Jan 2017 06:58:44 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=googlemail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=ALUoHiZzTFAgt9yOs+fAK+/dZF23548MvNaaOCgimrk=; b=SyIU0qmepixpdZnckSCRqCjtht2Px8mdzxmTQsbQXsB5y3AVXaVNXMzjtYpZNG5IED ftasVz74zZcOtSsRUMryeIeJ07gazFaI1eLLJP1cq7gvTzr1ogoEFT9ZihEA2xEWVCeY djMxafljdumE/8tU8bROrM21M1jX92TTtB/YhIceTY7V9O02TsZZHdLOP+5yovDVQlkP MWFeODqlhylnK52hHzkY7su+kj6oLMxaBVToZG4Kjc5T9XGcaE6Yhyo+FhG023ZzuPnb uCCnB2yjsQnECT1dHxshuF5xhDESnLWH0HILJVizf1ceaY26LU171T0m+4wgxLZ4LWdZ 0OUQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=ALUoHiZzTFAgt9yOs+fAK+/dZF23548MvNaaOCgimrk=; b=W0Kkjr84OxEV6eFqcacqBVO/EDARmJ5Hmtet/X6I30httulgeJLTVGBeWj11lr0jqK Nqxr9t9rA2a470Vo6LbJEypo/BH3PG5TnyHoy5UWXtoNhkLplhPGGCYQet0aDv6E1mNy cPk9KRtXkNVyrtGlbeDBzDlF5a7hlH1TjEBsMZppxAJj0bNScneQV7F0PE054AA9jW2R 4yXpr0tjMJ9T2BdyYu7cH+VyzTVyaEviRVMva3kVXo9lcMbLVOPvENk9VqIvCjC8dHhJ /XZpAkG0Zz8aMKFplAN68vINUN7svt7MNCN+XHh6N+RBDJ4wvbp+p9P0mSwofEIRotb/ 5wog== X-Gm-Message-State: AIkVDXLKyfmWztMsugMkGrS6el7+vskpW0xWnkfNmE68s6LWYpE53uFYNWRMn4gdLgjGHQ== X-Received: by 10.223.146.39 with SMTP id 36mr8071882wrj.85.1484837919015; Thu, 19 Jan 2017 06:58:39 -0800 (PST) Received: from blackbox.darklights.net (p200300DCD3E4840435DFACFCA97E56EA.dip0.t-ipconnect.de. [2003:dc:d3e4:8404:35df:acfc:a97e:56ea]) by smtp.googlemail.com with ESMTPSA id y65sm50416969wmb.5.2017.01.19.06.58.36 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 19 Jan 2017 06:58:38 -0800 (PST) From: Martin Blumenstingl To: jic23@kernel.org, knaack.h@gmx.de, lars@metafoo.de, pmeerw@pmeerw.net, robh+dt@kernel.org, mark.rutland@arm.com, khilman@baylibre.com, linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-amlogic@lists.infradead.org, linux-clk@vger.kernel.org Cc: carlo@caione.org, catalin.marinas@arm.com, will.deacon@arm.com, mturquette@baylibre.com, sboyd@codeaurora.org, narmstrong@baylibre.com, linux-arm-kernel@lists.infradead.org, Martin Blumenstingl Subject: [PATCH v3 1/4] Documentation: dt-bindings: add the Amlogic Meson SAR ADC documentation Date: Thu, 19 Jan 2017 15:58:19 +0100 Message-Id: <20170119145822.26239-2-martin.blumenstingl@googlemail.com> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20170119145822.26239-1-martin.blumenstingl@googlemail.com> References: <20170115224221.15510-1-martin.blumenstingl@googlemail.com> <20170119145822.26239-1-martin.blumenstingl@googlemail.com> Sender: linux-clk-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-clk@vger.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP This adds the devicetree binding documentation for the SAR ADC found in Amlogic Meson SoCs. Currently only the GXBB, GXL and GXM SoCs are supported. Signed-off-by: Martin Blumenstingl Tested-by: Neil Armstrong Reviewed-by: Andreas Färber --- .../bindings/iio/adc/amlogic,meson-saradc.txt | 31 ++++++++++++++++++++++ 1 file changed, 31 insertions(+) create mode 100644 Documentation/devicetree/bindings/iio/adc/amlogic,meson-saradc.txt diff --git a/Documentation/devicetree/bindings/iio/adc/amlogic,meson-saradc.txt b/Documentation/devicetree/bindings/iio/adc/amlogic,meson-saradc.txt new file mode 100644 index 000000000000..9a0bec7afc63 --- /dev/null +++ b/Documentation/devicetree/bindings/iio/adc/amlogic,meson-saradc.txt @@ -0,0 +1,31 @@ +* Amlogic Meson SAR (Successive Approximation Register) A/D converter + +Required properties: +- compatible: depending on the SoC this should be one of: + - "amlogic,meson-gxbb-saradc" for GXBB + - "amlogic,meson-gxl-saradc" for GXL and GXM + along with the generic "amlogic,meson-saradc" +- reg: the physical base address and length of the registers +- clocks: phandle and clock identifier (see clock-names) +- clock-names: mandatory clocks: + - "clkin" for the reference clock (typically XTAL) + - "core" for the SAR ADC core clock + optional clocks: + - "sana" for the analog clock + - "adc_clk" for the ADC (sampling) clock + - "adc_sel" for the ADC (sampling) clock mux +- vref-supply: the regulator supply for the ADC reference voltage +- #io-channel-cells: must be 1, see ../iio-bindings.txt + +Example: + saradc: adc@8680 { + compatible = "amlogic,meson-gxl-saradc", "amlogic,meson-saradc"; + #io-channel-cells = <1>; + reg = <0x0 0x8680 0x0 0x34>; + clocks = <&xtal>, + <&clkc CLKID_SAR_ADC>, + <&clkc CLKID_SANA>, + <&clkc CLKID_SAR_ADC_CLK>, + <&clkc CLKID_SAR_ADC_SEL>; + clock-names = "clkin", "core", "sana", "adc_clk", "adc_sel"; + };