From patchwork Sun Jan 28 22:52:14 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Abel Vesa X-Patchwork-Id: 13534686 Received: from mail-ej1-f43.google.com (mail-ej1-f43.google.com [209.85.218.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DE42941C95 for ; Sun, 28 Jan 2024 22:52:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706482363; cv=none; b=P4VSLwfhxJM/+imLo6YJdjx1BgB9TvhnOjyTf1HADgbGexgipgLixnl+ZuAjA9DkIH5cIEcwPt3whJSDJd928HRtdH429c2HlNHIux1iNqhLmWeIl3EE24oaoOxPwWbQxTOr8yyRIIgTF7mQHG4A53tMUm2Z6F3qcUyQlMz8Lxo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706482363; c=relaxed/simple; bh=k///e1KzpDnCc228R66xHigJDPcNt/klKkR8uId+QKc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=XZuDf4fO+l2EWrALUHYKJfNnCzltkjhGMvWbAoeNDaM9susX2+SeWlq5hFm335ssGGWl6Cfh2x4Puh4WOa7HM0kOins3m19Su2IWLOas6oZxNSlXJCoE/cZLDWjCyb/msaX6q8paxhvwdZsyTvND2gqyq5EvRBpJ1zo+5UeHADw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=sDx0Nqrm; arc=none smtp.client-ip=209.85.218.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="sDx0Nqrm" Received: by mail-ej1-f43.google.com with SMTP id a640c23a62f3a-a30e445602cso669378666b.0 for ; Sun, 28 Jan 2024 14:52:41 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1706482360; x=1707087160; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=K2Wt9fAXkZ3ocbSZ++hiJKJPMhMtN2kMdg9DBtyKus4=; b=sDx0Nqrm/k1x6JOHl2hkCTu42oMFT8fHCKwUAM/NVSR9VtGr1HxS0he5MfbKpmX9Fo nGTo3TT3VvyjGwTkLrxWhk4nlVHSzm8Y+U7bdCtiw9lZl2cppuQaNs1gHTwqSKrHaZ0F A9Piqq4Pj7IqI+Fg9+/wWCM3QurN4VEEpTMwhnshQW1U/unK6lRX5D9ra+0i73W8fRS7 VRj8rR71IYvW/zO4C6Ss5rZgR4SHuUO8dj3+esEtODu+BWMPewjWnDLv2sKy6gCUDQUt LrmR3Y4xmSboBi+XKK1yTo/xDi6BT0l2XMDvJAVm31Z368DsoZSeGzKlTtuvxRsN2v1t Jnmg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1706482360; x=1707087160; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=K2Wt9fAXkZ3ocbSZ++hiJKJPMhMtN2kMdg9DBtyKus4=; b=R21wgTKFkdI2rbZlUa+JQYAi4Hu/yt0At5i7MOAFgwZW9IVoxspdknsIb1o5fsvoXb VJMcF/Bd2nu01ySvDwA4RAekHGECQ4Z8TNHuvdj/JOO2aOmK7fTY0xW0jqECYmT/vzEx EL0a6Kzzs9zvAYvr433r2hz+AWr64lpCDlq11b0p+dBUhH26a35c8F6dOlJEAnzf9kjV 5lAYYfSNdDHVKXZr53fVWnjhvBZcbG5TGCgiAI0vsGDSnqkP1UgB4RR6/eq4IL8xT8Lw cdDP4iO8gsCt+i439H4Zcivom+enU+pMTfQCu6+aBsxk2eY01OY1TDPMtSeGCkRSXYKQ rQKg== X-Gm-Message-State: AOJu0Yw1R0n1qitLmZJa7VrMG5ffGg25lpiBEStCNhgsfAEoG9CJuZv8 P0zxv6r/j27yFVErMGSaYZVI8og/cha3ZN58KyBQJpjDc67yItmNAtprGGY3URsA+fKIPnkJVHV 1 X-Google-Smtp-Source: AGHT+IGSHaJxwO7Qs1dkpVaLZIxSPiO98wx3U9tcNmKne7pVKTer3q/l44rN7CfqBDYL7bSzYC2wtg== X-Received: by 2002:a17:906:d291:b0:a35:84fb:a707 with SMTP id ay17-20020a170906d29100b00a3584fba707mr2017992ejb.16.1706482360120; Sun, 28 Jan 2024 14:52:40 -0800 (PST) Received: from [127.0.1.1] ([79.115.23.25]) by smtp.gmail.com with ESMTPSA id k11-20020a1709061c0b00b00a30cd599285sm3259996ejg.223.2024.01.28.14.52.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 28 Jan 2024 14:52:39 -0800 (PST) From: Abel Vesa Date: Mon, 29 Jan 2024 00:52:14 +0200 Subject: [PATCH v3 01/10] dt-bindings: clock: Drop the SM8650 DISPCC dedicated schema Precedence: bulk X-Mailing-List: linux-clk@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240129-x1e80100-clock-controllers-v3-1-d96dacfed104@linaro.org> References: <20240129-x1e80100-clock-controllers-v3-0-d96dacfed104@linaro.org> In-Reply-To: <20240129-x1e80100-clock-controllers-v3-0-d96dacfed104@linaro.org> To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Neil Armstrong , Vladimir Zapolskiy , Dmitry Baryshkov Cc: linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, Abel Vesa , Krzysztof Kozlowski X-Mailer: b4 0.12.4 X-Developer-Signature: v=1; a=openpgp-sha256; l=4633; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=k///e1KzpDnCc228R66xHigJDPcNt/klKkR8uId+QKc=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBlttqpVPj0OwWvnZH4EOTxVL1WOeYCReHs19UDJ yTT2B8B+R6JAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCZbbaqQAKCRAbX0TJAJUV VnxxEACwZgdwNwD/JcBcKtc1ncVi6COMEA9tj5C672SdYl3718K/Sma3jRr0Byaux88LZ1RWWua XWqI43tqFVC6KgD3VXv3ycwUyxyUaKV4WIn8zvFTEtW3385kJa1K/z271VJiNriLQgWiFg51oO4 n7B+VIa77suv9ny/UOyp434JumZXoY8rIYH5AzCwkrJYXQElqEwER0LzHfOh+bBsMPmRJkCTOob 8ycpq15B7lxYlp3wlSLuzR1l+WMallTVo2kIB0fruhbj4KFzcTUa3vagRKAz4C141CXYjmhfP55 phksQLnYymC+0lNGDjhjWOOG0pgfXcxLe9vO2HUH2Kv5NBoMr9f+EdQA/3/zIQhSeuq0TuXd6E6 abAiuN+Re+jwm7IU70skfLWU3Puy85OA2Jc+DxsxLAUgB1yBySp+YQufOTkvMBUcJk3IcaM9tup 1WpGhK5u/hIffkzoftxCiM4NJdrKt5k1WPxYw4H6WA2KTvWpACOaXwvvciiPW4OUDxdulFx1xX+ kIny5hEFt6mi8PhuIElRCD7Tq3WiaLOuZEyBDfQ3EumX0DIzu6+zQNUFx6atA7yjxFrZZitkRpQ 4Z51tiHQhIIlE4I4TWYozhPpgio+0GFNpIEpl1yjK/BnJ/JyX/Z8KP1ORPUcOOimOYXD3sHrg6I 1nSiRbfKV6HIvZg== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE The block is the same between these platforms, at least from devicetree point of view. So drop the dedicated schema and use the SM8550 one instead. Reviewed-by: Krzysztof Kozlowski Signed-off-by: Abel Vesa --- .../bindings/clock/qcom,sm8550-dispcc.yaml | 5 +- .../bindings/clock/qcom,sm8650-dispcc.yaml | 106 --------------------- 2 files changed, 4 insertions(+), 107 deletions(-) diff --git a/Documentation/devicetree/bindings/clock/qcom,sm8550-dispcc.yaml b/Documentation/devicetree/bindings/clock/qcom,sm8550-dispcc.yaml index c129f8c16b50..369a0491f8d6 100644 --- a/Documentation/devicetree/bindings/clock/qcom,sm8550-dispcc.yaml +++ b/Documentation/devicetree/bindings/clock/qcom,sm8550-dispcc.yaml @@ -14,12 +14,15 @@ description: | Qualcomm display clock control module provides the clocks, resets and power domains on SM8550. - See also:: include/dt-bindings/clock/qcom,sm8550-dispcc.h + See also: + - include/dt-bindings/clock/qcom,sm8550-dispcc.h + - include/dt-bindings/clock/qcom,sm8650-dispcc.h properties: compatible: enum: - qcom,sm8550-dispcc + - qcom,sm8650-dispcc clocks: items: diff --git a/Documentation/devicetree/bindings/clock/qcom,sm8650-dispcc.yaml b/Documentation/devicetree/bindings/clock/qcom,sm8650-dispcc.yaml deleted file mode 100644 index 5e0c45c380f5..000000000000 --- a/Documentation/devicetree/bindings/clock/qcom,sm8650-dispcc.yaml +++ /dev/null @@ -1,106 +0,0 @@ -# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) -%YAML 1.2 ---- -$id: http://devicetree.org/schemas/clock/qcom,sm8650-dispcc.yaml# -$schema: http://devicetree.org/meta-schemas/core.yaml# - -title: Qualcomm Display Clock & Reset Controller for SM8650 - -maintainers: - - Bjorn Andersson - - Neil Armstrong - -description: | - Qualcomm display clock control module provides the clocks, resets and power - domains on SM8650. - - See also:: include/dt-bindings/clock/qcom,sm8650-dispcc.h - -properties: - compatible: - enum: - - qcom,sm8650-dispcc - - clocks: - items: - - description: Board XO source - - description: Board Always On XO source - - description: Display's AHB clock - - description: sleep clock - - description: Byte clock from DSI PHY0 - - description: Pixel clock from DSI PHY0 - - description: Byte clock from DSI PHY1 - - description: Pixel clock from DSI PHY1 - - description: Link clock from DP PHY0 - - description: VCO DIV clock from DP PHY0 - - description: Link clock from DP PHY1 - - description: VCO DIV clock from DP PHY1 - - description: Link clock from DP PHY2 - - description: VCO DIV clock from DP PHY2 - - description: Link clock from DP PHY3 - - description: VCO DIV clock from DP PHY3 - - '#clock-cells': - const: 1 - - '#reset-cells': - const: 1 - - '#power-domain-cells': - const: 1 - - reg: - maxItems: 1 - - power-domains: - description: - A phandle and PM domain specifier for the MMCX power domain. - maxItems: 1 - - required-opps: - description: - A phandle to an OPP node describing required MMCX performance point. - maxItems: 1 - -required: - - compatible - - reg - - clocks - - '#clock-cells' - - '#reset-cells' - - '#power-domain-cells' - -additionalProperties: false - -examples: - - | - #include - #include - #include - #include - clock-controller@af00000 { - compatible = "qcom,sm8650-dispcc"; - reg = <0x0af00000 0x10000>; - clocks = <&rpmhcc RPMH_CXO_CLK>, - <&rpmhcc RPMH_CXO_CLK_A>, - <&gcc GCC_DISP_AHB_CLK>, - <&sleep_clk>, - <&dsi0_phy 0>, - <&dsi0_phy 1>, - <&dsi1_phy 0>, - <&dsi1_phy 1>, - <&dp0_phy 0>, - <&dp0_phy 1>, - <&dp1_phy 0>, - <&dp1_phy 1>, - <&dp2_phy 0>, - <&dp2_phy 1>, - <&dp3_phy 0>, - <&dp3_phy 1>; - #clock-cells = <1>; - #reset-cells = <1>; - #power-domain-cells = <1>; - power-domains = <&rpmhpd RPMHPD_MMCX>; - required-opps = <&rpmhpd_opp_low_svs>; - }; -...