From patchwork Wed Jul 3 02:58:19 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tengfei Fan X-Patchwork-Id: 13720768 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 70C7049625; Wed, 3 Jul 2024 03:05:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719975943; cv=none; b=WAb2j0NXro6/rxarigXRb2gw/gHkP9e0Qk0FQihh/ADTumg34Ul8ByE3P5yf6c8mrdsRkIqOhBtnq2mezB3aSB8wraSLf95nnNiJEkk8a/zssQebp9qqKxFbwj5a8mCisNceLZfZrRVFMf1XMGpQ7DTBxrrBPK/hTSU/apD8CLk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1719975943; c=relaxed/simple; bh=v+A/DtVpf4GJe7SCQiXk2KCmsGnf1P5ifpw4rjwb6nY=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=KTY/VIA1ne69fVJhpkgWpr2Pon7DFVFp/bxT6TVfL89Ttgm2WZEfUeP7hyu5X+vnL/JkQ8jGWb8WxuW4LICTjuvU4TztGMsYlOxNCIOx0plm/2pNmnaX//otTOlgZuLceskMMbiVEGbMIi/IUEWSh4nIdn1t6HEnVxtUBAc4cZo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=TGS/h9/6; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="TGS/h9/6" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 46305TIt015807; Wed, 3 Jul 2024 03:04:52 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= GY/GHLAFr5sCIFCCIoy38lmEZgHtkIc83blcqsG8imY=; b=TGS/h9/6BFslfN3V Bt+g6MtBqUoFmOK/iAqJcySJCqoVqmKQi8Je7EJ2w4Uu1QQoBPvBojuxfrRJs+wk eng7tkoBLr42E8RTtLy7r5Kjpcv4Gp0NDGrTC4HptvQh9I3YUnWgIKUUM6+YdNP8 c6bmLzc1SQuWvI6aCDNY9qVukIilrgbOoxWBRditwmibwSVsSy06W1mJ3JRWmYJB xPgakmWgAlgxf8SvBYZf8XEZCwp+UoPq06oDZ9a8mg4ilCzROAy6Qgp6JpRcxqoh aie9mBQvFhisT9VirvFZFpK/Whdas1tu1CBqrRW0k/7NKxrNS64Ss8LKQiS+P+q6 s7mNQQ== Received: from nalasppmta02.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 402ag2j8g3-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 03 Jul 2024 03:04:52 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA02.qualcomm.com (8.17.1.19/8.17.1.19) with ESMTPS id 46334p6D026668 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 3 Jul 2024 03:04:51 GMT Received: from tengfan-gv.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Tue, 2 Jul 2024 20:04:28 -0700 From: Tengfei Fan To: , , , , , , , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , Tengfei Fan Subject: [PATCH 16/47] dt-bindings: clock: qcom: describe the GPUCC clock for QCS9100 Date: Wed, 3 Jul 2024 10:58:19 +0800 Message-ID: <20240703025850.2172008-17-quic_tengfan@quicinc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240703025850.2172008-1-quic_tengfan@quicinc.com> References: <20240703025850.2172008-1-quic_tengfan@quicinc.com> Precedence: bulk X-Mailing-List: linux-clk@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: qsTy45AE-fPAHJ0nOKWJ6S2U6WykLCPm X-Proofpoint-GUID: qsTy45AE-fPAHJ0nOKWJ6S2U6WykLCPm X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-07-02_18,2024-07-02_02,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxscore=0 clxscore=1015 malwarescore=0 phishscore=0 impostorscore=0 mlxlogscore=999 bulkscore=0 spamscore=0 priorityscore=1501 suspectscore=0 adultscore=0 lowpriorityscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2406140001 definitions=main-2407030022 Add the compatible for the Qualcomm Graphics Clock control module present on QCS9100 platforms. It matches the generic QCom GPUCC description. Add device-specific DT bindings defines as well. Signed-off-by: Tengfei Fan --- Documentation/devicetree/bindings/clock/qcom,gpucc.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/clock/qcom,gpucc.yaml b/Documentation/devicetree/bindings/clock/qcom,gpucc.yaml index 0858fd635282..33eb62ec4745 100644 --- a/Documentation/devicetree/bindings/clock/qcom,gpucc.yaml +++ b/Documentation/devicetree/bindings/clock/qcom,gpucc.yaml @@ -27,6 +27,7 @@ description: | properties: compatible: enum: + - qcom,qcs9100-gpucc - qcom,sdm845-gpucc - qcom,sa8775p-gpucc - qcom,sc7180-gpucc