diff mbox

[v2,4/5] DMA: sun6i: Add driver for the Allwinner A31 DMA controller

Message ID 1393605440-14643-5-git-send-email-maxime.ripard@free-electrons.com (mailing list archive)
State Superseded
Headers show

Commit Message

Maxime Ripard Feb. 28, 2014, 4:37 p.m. UTC 
The Allwinner A31 has a 16 channels DMA controller that it shares with the
newer A23. Although sharing some similarities with the DMA controller of the
older Allwinner SoCs, it's significantly different, I don't expect it to be
possible to share the driver for these two.

The A31 Controller is able to memory-to-memory or memory-to-device transfers on
the 16 channels in parallel.

Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
---
 .../devicetree/bindings/dma/sun6i-dma.txt          |  45 +
 drivers/dma/Kconfig                                |   8 +
 drivers/dma/Makefile                               |   1 +
 drivers/dma/sun6i-dma.c                            | 959 +++++++++++++++++++++
 4 files changed, 1013 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/dma/sun6i-dma.txt
 create mode 100644 drivers/dma/sun6i-dma.c

Comments

Andy Shevchenko Feb. 28, 2014, 5:30 p.m. UTC | #1 
T24gRnJpLCAyMDE0LTAyLTI4IGF0IDE3OjM3ICswMTAwLCBNYXhpbWUgUmlwYXJkIHdyb3RlOg0K
PiBUaGUgQWxsd2lubmVyIEEzMSBoYXMgYSAxNiBjaGFubmVscyBETUEgY29udHJvbGxlciB0aGF0
IGl0IHNoYXJlcyB3aXRoIHRoZQ0KPiBuZXdlciBBMjMuIEFsdGhvdWdoIHNoYXJpbmcgc29tZSBz
aW1pbGFyaXRpZXMgd2l0aCB0aGUgRE1BIGNvbnRyb2xsZXIgb2YgdGhlDQo+IG9sZGVyIEFsbHdp
bm5lciBTb0NzLCBpdCdzIHNpZ25pZmljYW50bHkgZGlmZmVyZW50LCBJIGRvbid0IGV4cGVjdCBp
dCB0byBiZQ0KPiBwb3NzaWJsZSB0byBzaGFyZSB0aGUgZHJpdmVyIGZvciB0aGVzZSB0d28uDQo+
IA0KPiBUaGUgQTMxIENvbnRyb2xsZXIgaXMgYWJsZSB0byBtZW1vcnktdG8tbWVtb3J5IG9yIG1l
bW9yeS10by1kZXZpY2UgdHJhbnNmZXJzIG9uDQo+IHRoZSAxNiBjaGFubmVscyBpbiBwYXJhbGxl
bC4NCg0KVGhhbmtzIGZvciB1cGRhdGUuDQpGZXcgbW9yZSBzbWFsbCBjb21tZW50cy4NCg0KPiAN
Cj4gU2lnbmVkLW9mZi1ieTogTWF4aW1lIFJpcGFyZCA8bWF4aW1lLnJpcGFyZEBmcmVlLWVsZWN0
cm9ucy5jb20+DQo+IC0tLQ0KPiAgLi4uL2RldmljZXRyZWUvYmluZGluZ3MvZG1hL3N1bjZpLWRt
YS50eHQgICAgICAgICAgfCAgNDUgKw0KPiAgZHJpdmVycy9kbWEvS2NvbmZpZyAgICAgICAgICAg
ICAgICAgICAgICAgICAgICAgICAgfCAgIDggKw0KPiAgZHJpdmVycy9kbWEvTWFrZWZpbGUgICAg
ICAgICAgICAgICAgICAgICAgICAgICAgICAgfCAgIDEgKw0KPiAgZHJpdmVycy9kbWEvc3VuNmkt
ZG1hLmMgICAgICAgICAgICAgICAgICAgICAgICAgICAgfCA5NTkgKysrKysrKysrKysrKysrKysr
KysrDQo+ICA0IGZpbGVzIGNoYW5nZWQsIDEwMTMgaW5zZXJ0aW9ucygrKQ0KPiAgY3JlYXRlIG1v
ZGUgMTAwNjQ0IERvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5ncy9kbWEvc3VuNmktZG1h
LnR4dA0KPiAgY3JlYXRlIG1vZGUgMTAwNjQ0IGRyaXZlcnMvZG1hL3N1bjZpLWRtYS5jDQo+IA0K
PiBkaWZmIC0tZ2l0IGEvRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL2RtYS9zdW42
aS1kbWEudHh0IGIvRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL2RtYS9zdW42aS1k
bWEudHh0DQo+IG5ldyBmaWxlIG1vZGUgMTAwNjQ0DQo+IGluZGV4IDAwMDAwMDAuLjVkN2M4NmQN
Cj4gLS0tIC9kZXYvbnVsbA0KPiArKysgYi9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGlu
Z3MvZG1hL3N1bjZpLWRtYS50eHQNCj4gQEAgLTAsMCArMSw0NSBAQA0KPiArQWxsd2lubmVyIEEz
MSBETUEgQ29udHJvbGxlcg0KPiArDQo+ICtUaGlzIGRyaXZlciBmb2xsb3dzIHRoZSBnZW5lcmlj
IERNQSBiaW5kaW5ncyBkZWZpbmVkIGluIGRtYS50eHQuDQo+ICsNCj4gK1JlcXVpcmVkIHByb3Bl
cnRpZXM6DQo+ICsNCj4gKy0gY29tcGF0aWJsZToJTXVzdCBiZSAiYWxsd2lubmVyLHN1bjZpLWEz
MS1kbWEiDQo+ICstIHJlZzoJCVNob3VsZCBjb250YWluIHRoZSByZWdpc3RlcnMgYmFzZSBhZGRy
ZXNzIGFuZCBsZW5ndGgNCj4gKy0gaW50ZXJydXB0czoJU2hvdWxkIGNvbnRhaW4gYSByZWZlcmVu
Y2UgdG8gdGhlIGludGVycnVwdCB1c2VkIGJ5IHRoaXMgZGV2aWNlDQo+ICstIGNsb2NrczoJU2hv
dWxkIGNvbnRhaW4gYSByZWZlcmVuY2UgdG8gdGhlIHBhcmVudCBBSEIgY2xvY2sNCj4gKy0gcmVz
ZXRzOglTaG91bGQgY29udGFpbiBhIHJlZmVyZW5jZSB0byB0aGUgcmVzZXQgY29udHJvbGxlciBh
c3NlcnRpbmcNCj4gKwkgIAl0aGlzIGRldmljZSBpbiByZXNldA0KPiArLSAjZG1hLWNlbGxzIDoJ
U2hvdWxkIGJlIDEsIGEgc2luZ2xlIGNlbGwgaG9sZGluZyBhIGxpbmUgcmVxdWVzdCBudW1iZXIN
Cj4gKw0KPiArRXhhbXBsZToNCj4gKwlkbWE6IGRtYS1jb250cm9sbGVyQDAxYzAyMDAwIHsNCj4g
KwkJY29tcGF0aWJsZSA9ICJhbGx3aW5uZXIsc3VuNmktYTMxLWRtYSI7DQo+ICsJCXJlZyA9IDww
eDAxYzAyMDAwIDB4MTAwMD47DQo+ICsJCWludGVycnVwdHMgPSA8MCA1MCA0PjsNCj4gKwkJY2xv
Y2tzID0gPCZhaGIxX2dhdGVzIDY+Ow0KPiArCQlyZXNldHMgPSA8JmFoYjFfcnN0IDY+Ow0KPiAr
CQkjZG1hLWNlbGxzID0gPDE+Ow0KPiArCX07DQo+ICsNCj4gK0NsaWVudHM6DQo+ICsNCj4gK0RN
QSBjbGllbnRzIGNvbm5lY3RlZCB0byB0aGUgQTMxIERNQSBjb250cm9sbGVyIG11c3QgdXNlIHRo
ZSBmb3JtYXQNCj4gK2Rlc2NyaWJlZCBpbiB0aGUgZG1hLnR4dCBmaWxlLCB1c2luZyBhIHR3by1j
ZWxsIHNwZWNpZmllciBmb3IgZWFjaA0KPiArY2hhbm5lbDogYSBwaGFuZGxlIHBsdXMgb25lIGlu
dGVnZXIgY2VsbHMuDQo+ICtUaGUgdHdvIGNlbGxzIGluIG9yZGVyIGFyZToNCj4gKw0KPiArMS4g
QSBwaGFuZGxlIHBvaW50aW5nIHRvIHRoZSBETUEgY29udHJvbGxlci4NCj4gKzIuIFRoZSBwb3J0
IElEIGFzIHNwZWNpZmllZCBpbiB0aGUgZGF0YXNoZWV0DQo+ICsNCj4gK0V4YW1wbGU6DQo+ICtz
cGkyOiBzcGlAMDFjNmEwMDAgew0KPiArCWNvbXBhdGlibGUgPSAiYWxsd2lubmVyLHN1bjZpLWEz
MS1zcGkiOw0KPiArCXJlZyA9IDwweDAxYzZhMDAwIDB4MTAwMD47DQo+ICsJaW50ZXJydXB0cyA9
IDwwIDY3IDQ+Ow0KPiArCWNsb2NrcyA9IDwmYWhiMV9nYXRlcyAyMj4sIDwmc3BpMl9jbGs+Ow0K
PiArCWNsb2NrLW5hbWVzID0gImFoYiIsICJtb2QiOw0KPiArCWRtYXMgPSA8JmRtYSAyNT4sIDwm
ZG1hIDI1PjsNCj4gKwlkbWEtbmFtZXMgPSAicngiLCAidHgiOw0KPiArCXJlc2V0cyA9IDwmYWhi
MV9yc3QgMjI+Ow0KPiArfTsNCj4gZGlmZiAtLWdpdCBhL2RyaXZlcnMvZG1hL0tjb25maWcgYi9k
cml2ZXJzL2RtYS9LY29uZmlnDQo+IGluZGV4IDYwNWIwMTYuLjc5MjM2OTcgMTAwNjQ0DQo+IC0t
LSBhL2RyaXZlcnMvZG1hL0tjb25maWcNCj4gKysrIGIvZHJpdmVycy9kbWEvS2NvbmZpZw0KPiBA
QCAtMzUxLDYgKzM1MSwxNCBAQCBjb25maWcgTU9YQVJUX0RNQQ0KPiAgCWhlbHANCj4gIAkgIEVu
YWJsZSBzdXBwb3J0IGZvciB0aGUgTU9YQSBBUlQgU29DIERNQSBjb250cm9sbGVyLg0KPiAgDQo+
ICtjb25maWcgRE1BX1NVTjZJDQo+ICsJdHJpc3RhdGUgIkFsbHdpbm5lciBBMzEgU29DcyBETUEg
c3VwcG9ydCINCj4gKwlkZXBlbmRzIG9uIEFSQ0hfU1VOWEkNCj4gKwlzZWxlY3QgRE1BX0VOR0lO
RQ0KPiArCXNlbGVjdCBETUFfVklSVFVBTF9DSEFOTkVMUw0KPiArCWhlbHANCj4gKwkgIFN1cHBv
cnQgZm9yIHRoZSBETUEgZW5naW5lIGZvciBBbGx3aW5uZXIgQTMxIFNvQ3MuDQo+ICsNCj4gIGNv
bmZpZyBETUFfRU5HSU5FDQo+ICAJYm9vbA0KPiAgDQo+IGRpZmYgLS1naXQgYS9kcml2ZXJzL2Rt
YS9NYWtlZmlsZSBiL2RyaXZlcnMvZG1hL01ha2VmaWxlDQo+IGluZGV4IGEwMjlkMGY0Li4xOGNk
YmFkIDEwMDY0NA0KPiAtLS0gYS9kcml2ZXJzL2RtYS9NYWtlZmlsZQ0KPiArKysgYi9kcml2ZXJz
L2RtYS9NYWtlZmlsZQ0KPiBAQCAtNDQsMyArNDQsNCBAQCBvYmotJChDT05GSUdfRE1BX0paNDc0
MCkgKz0gZG1hLWp6NDc0MC5vDQo+ICBvYmotJChDT05GSUdfVElfQ1BQSTQxKSArPSBjcHBpNDEu
bw0KPiAgb2JqLSQoQ09ORklHX0szX0RNQSkgKz0gazNkbWEubw0KPiAgb2JqLSQoQ09ORklHX01P
WEFSVF9ETUEpICs9IG1veGFydC1kbWEubw0KPiArb2JqLSQoQ09ORklHX0RNQV9TVU42SSkgKz0g
c3VuNmktZG1hLm8NCj4gZGlmZiAtLWdpdCBhL2RyaXZlcnMvZG1hL3N1bjZpLWRtYS5jIGIvZHJp
dmVycy9kbWEvc3VuNmktZG1hLmMNCj4gbmV3IGZpbGUgbW9kZSAxMDA2NDQNCj4gaW5kZXggMDAw
MDAwMC4uYmE4NTJmMA0KPiAtLS0gL2Rldi9udWxsDQo+ICsrKyBiL2RyaXZlcnMvZG1hL3N1bjZp
LWRtYS5jDQo+IEBAIC0wLDAgKzEsOTU5IEBADQo+ICsvKg0KPiArICogQ29weXJpZ2h0IChDKSAy
MDEzLTIwMTQgQWxsd2lubmVyIFRlY2ggQ28uLCBMdGQNCj4gKyAqIEF1dGhvcjogU3VnYXIgPHNo
dWdlQGFsbHdpbm5lcnRlY2guY29tPg0KPiArICoNCj4gKyAqIENvcHlyaWdodCAoQykgMjAxNCBN
YXhpbWUgUmlwYXJkDQo+ICsgKiBNYXhpbWUgUmlwYXJkIDxtYXhpbWUucmlwYXJkQGZyZWUtZWxl
Y3Ryb25zLmNvbT4NCj4gKyAqDQo+ICsgKiBUaGlzIHByb2dyYW0gaXMgZnJlZSBzb2Z0d2FyZTsg
eW91IGNhbiByZWRpc3RyaWJ1dGUgaXQgYW5kL29yIG1vZGlmeQ0KPiArICogaXQgdW5kZXIgdGhl
IHRlcm1zIG9mIHRoZSBHTlUgR2VuZXJhbCBQdWJsaWMgTGljZW5zZSBhcyBwdWJsaXNoZWQgYnkN
Cj4gKyAqIHRoZSBGcmVlIFNvZnR3YXJlIEZvdW5kYXRpb247IGVpdGhlciB2ZXJzaW9uIDIgb2Yg
dGhlIExpY2Vuc2UsIG9yDQo+ICsgKiAoYXQgeW91ciBvcHRpb24pIGFueSBsYXRlciB2ZXJzaW9u
Lg0KPiArICovDQo+ICsNCj4gKyNpbmNsdWRlIDxsaW51eC9jbGsuaD4NCj4gKyNpbmNsdWRlIDxs
aW51eC9kZWxheS5oPg0KPiArI2luY2x1ZGUgPGxpbnV4L2RtYWVuZ2luZS5oPg0KPiArI2luY2x1
ZGUgPGxpbnV4L2RtYXBvb2wuaD4NCj4gKyNpbmNsdWRlIDxsaW51eC9pbnRlcnJ1cHQuaD4NCj4g
KyNpbmNsdWRlIDxsaW51eC9tb2R1bGUuaD4NCj4gKyNpbmNsdWRlIDxsaW51eC9vZl9kbWEuaD4N
Cj4gKyNpbmNsdWRlIDxsaW51eC9wbGF0Zm9ybV9kZXZpY2UuaD4NCj4gKyNpbmNsdWRlIDxsaW51
eC9yZXNldC5oPg0KPiArI2luY2x1ZGUgPGxpbnV4L3NsYWIuaD4NCj4gKyNpbmNsdWRlIDxsaW51
eC90eXBlcy5oPg0KPiArDQo+ICsjaW5jbHVkZSAidmlydC1kbWEuaCINCj4gKw0KPiArLyoNCj4g
KyAqIFRoZXJlJ3MgMTYgcGh5c2ljYWwgY2hhbm5lbHMgdGhhdCBjYW4gd29yayBpbiBwYXJhbGxl
bC4NCj4gKyAqDQo+ICsgKiBIb3dldmVyIHdlIGhhdmUgMzAgZGlmZmVyZW50IGVuZHBvaW50cyBm
b3Igb3VyIHJlcXVlc3RzLg0KPiArICoNCj4gKyAqIFNpbmNlIHRoZSBjaGFubmVscyBhcmUgYWJs
ZSB0byBoYW5kbGUgb25seSBhbiB1bmlkaXJlY3Rpb25hbA0KPiArICogdHJhbnNmZXIsIHdlIG5l
ZWQgdG8gYWxsb2NhdGUgbW9yZSB2aXJ0dWFsIGNoYW5uZWxzIHNvIHRoYXQNCj4gKyAqIGV2ZXJ5
b25lIGNhbiBncmFiIG9uZSBjaGFubmVsLg0KPiArICoNCj4gKyAqIFNvbWUgZGV2aWNlcyBjYW4n
dCB3b3JrIGluIGJvdGggZGlyZWN0aW9uIChtb3N0bHkgYmVjYXVzZSBpdA0KPiArICogd291bGRu
J3QgbWFrZSBzZW5zZSksIHNvIHdlIGhhdmUgYSBiaXQgZmV3ZXIgdmlydHVhbCBjaGFubmVscyB0
aGFuDQo+ICsgKiAyIGNoYW5uZWxzIHBlciBlbmRwb2ludHMuDQo+ICsgKi8NCj4gKw0KPiArI2Rl
ZmluZSBOUl9NQVhfQ0hBTk5FTFMJCTE2DQo+ICsjZGVmaW5lIE5SX01BWF9SRVFVRVNUUwkJMzAN
Cj4gKyNkZWZpbmUgTlJfTUFYX1ZDSEFOUwkJNTMNCj4gKw0KPiArLyoNCj4gKyAqIENvbW1vbiBy
ZWdpc3RlcnMNCj4gKyAqLw0KPiArI2RlZmluZSBETUFfSVJRX0VOKHgpCQkoKHgpICogMHgwNCkN
Cj4gKyNkZWZpbmUgRE1BX0lSUV9IQUxGCQkJQklUKDApDQo+ICsjZGVmaW5lIERNQV9JUlFfUEtH
CQkJQklUKDEpDQo+ICsjZGVmaW5lIERNQV9JUlFfUVVFVUUJCQlCSVQoMikNCj4gKw0KPiArI2Rl
ZmluZSBETUFfSVJRX0NIQU5fTlIJCQk4DQo+ICsjZGVmaW5lIERNQV9JUlFfQ0hBTl9XSURUSAkJ
NA0KPiArDQo+ICsNCj4gKyNkZWZpbmUgRE1BX0lSUV9TVEFUKHgpCQkoKHgpICogMHgwNCArIDB4
MTApDQo+ICsNCj4gKyNkZWZpbmUgRE1BX1NUQVQJCTB4MzANCj4gKw0KPiArLyoNCj4gKyAqIENo
YW5uZWxzIHNwZWNpZmljIHJlZ2lzdGVycw0KPiArICovDQo+ICsjZGVmaW5lIERNQV9DSEFOX0VO
QUJMRQkJMHgwMA0KPiArI2RlZmluZSBETUFfQ0hBTl9FTkFCTEVfU1RBUlQJCUJJVCgwKQ0KPiAr
I2RlZmluZSBETUFfQ0hBTl9FTkFCTEVfU1RPUAkJMA0KPiArDQo+ICsjZGVmaW5lIERNQV9DSEFO
X1BBVVNFCQkweDA0DQo+ICsjZGVmaW5lIERNQV9DSEFOX1BBVVNFX1BBVVNFCQlCSVQoMSkNCj4g
KyNkZWZpbmUgRE1BX0NIQU5fUEFVU0VfUkVTVU1FCQkwDQo+ICsNCj4gKyNkZWZpbmUgRE1BX0NI
QU5fTExJX0FERFIJMHgwOA0KPiArDQo+ICsjZGVmaW5lIERNQV9DSEFOX0NVUl9DRkcJMHgwYw0K
PiArI2RlZmluZSBETUFfQ0hBTl9DRkdfU1JDX0RSUSh4KQkJKCh4KSAmIDB4MWYpDQo+ICsjZGVm
aW5lIERNQV9DSEFOX0NGR19TUkNfSU9fTU9ERQlCSVQoNSkNCj4gKyNkZWZpbmUgRE1BX0NIQU5f
Q0ZHX1NSQ19MSU5FQVJfTU9ERQkoMCA8PCA1KQ0KPiArI2RlZmluZSBETUFfQ0hBTl9DRkdfU1JD
X0JVUlNUKHgpCSgoKHgpICYgMHgzKSA8PCA3KQ0KPiArI2RlZmluZSBETUFfQ0hBTl9DRkdfU1JD
X1dJRFRIKHgpCSgoKHgpICYgMHgzKSA8PCA5KQ0KPiArDQo+ICsjZGVmaW5lIERNQV9DSEFOX0NG
R19EU1RfRFJRKHgpCQkoRE1BX0NIQU5fQ0ZHX1NSQ19EUlEoeCkgPDwgMTYpDQo+ICsjZGVmaW5l
IERNQV9DSEFOX0NGR19EU1RfSU9fTU9ERQkoRE1BX0NIQU5fQ0ZHX1NSQ19JT19NT0RFIDw8IDE2
KQ0KPiArI2RlZmluZSBETUFfQ0hBTl9DRkdfRFNUX0xJTkVBUl9NT0RFCShETUFfQ0hBTl9DRkdf
U1JDX0xJTkVBUl9NT0RFIDw8IDE2KQ0KPiArI2RlZmluZSBETUFfQ0hBTl9DRkdfRFNUX0JVUlNU
KHgpCShETUFfQ0hBTl9DRkdfU1JDX0JVUlNUKHgpIDw8IDE2KQ0KPiArI2RlZmluZSBETUFfQ0hB
Tl9DRkdfRFNUX1dJRFRIKHgpCShETUFfQ0hBTl9DRkdfU1JDX1dJRFRIKHgpIDw8IDE2KQ0KPiAr
DQo+ICsjZGVmaW5lIERNQV9DSEFOX0NVUl9TUkMJMHgxMA0KPiArDQo+ICsjZGVmaW5lIERNQV9D
SEFOX0NVUl9EU1QJMHgxNA0KPiArDQo+ICsjZGVmaW5lIERNQV9DSEFOX0NVUl9DTlQJMHgxOA0K
PiArDQo+ICsjZGVmaW5lIERNQV9DSEFOX0NVUl9QQVJBCTB4MWMNCj4gKw0KPiArDQo+ICsvKg0K
PiArICogVmFyaW91cyBoYXJkd2FyZSByZWxhdGVkIGRlZmluZXMNCj4gKyAqLw0KPiArI2RlZmlu
ZSBMTElfTEFTVF9JVEVNCTB4ZmZmZmY4MDANCj4gKyNkZWZpbmUgTk9STUFMX1dBSVQJOA0KPiAr
I2RlZmluZSBEUlFfU0RSQU0JMQ0KPiArDQo+ICsvKg0KPiArICogSGFyZHdhcmUgcmVwcmVzZW50
YXRpb24gb2YgdGhlIExMSQ0KPiArICoNCj4gKyAqIFRoZSBoYXJkd2FyZSB3aWxsIGJlIGZlZCB0
aGUgcGh5c2ljYWwgYWRkcmVzcyBvZiB0aGlzIHN0cnVjdHVyZSwNCj4gKyAqIGFuZCByZWFkIGl0
cyBjb250ZW50IGluIG9yZGVyIHRvIHN0YXJ0IHRoZSB0cmFuc2Zlci4NCj4gKyAqLw0KPiArc3Ry
dWN0IHN1bjZpX2RtYV9sbGkgew0KPiArCXUzMgkJCWNmZzsNCj4gKwl1MzIJCQlzcmM7DQo+ICsJ
dTMyCQkJZHN0Ow0KPiArCXUzMgkJCWxlbjsNCj4gKwl1MzIJCQlwYXJhOw0KPiArCXUzMgkJCXBf
bGxpX25leHQ7DQo+ICsJc3RydWN0IHN1bjZpX2RtYV9sbGkJKnZfbGxpX25leHQ7DQo+ICt9IF9f
cGFja2VkOw0KPiArDQo+ICsNCj4gK3N0cnVjdCBzdW42aV9kZXNjIHsNCj4gKwlzdHJ1Y3Qgdmly
dF9kbWFfZGVzYwl2ZDsNCj4gKwlkbWFfYWRkcl90CQlwX2xsaTsNCj4gKwlzdHJ1Y3Qgc3VuNmlf
ZG1hX2xsaQkqdl9sbGk7DQo+ICt9Ow0KPiArDQo+ICtzdHJ1Y3Qgc3VuNmlfcGNoYW4gew0KPiAr
CXUzMgkJCWlkeDsNCj4gKwl2b2lkIF9faW9tZW0JCSpiYXNlOw0KPiArCXN0cnVjdCBzdW42aV92
Y2hhbgkqdmNoYW47DQo+ICsJc3RydWN0IHN1bjZpX2Rlc2MJKmRlc2M7DQo+ICsJc3RydWN0IHN1
bjZpX2Rlc2MJKmRvbmU7DQo+ICt9Ow0KPiArDQo+ICtzdHJ1Y3Qgc3VuNmlfdmNoYW4gew0KPiAr
CXN0cnVjdCB2aXJ0X2RtYV9jaGFuCXZjOw0KPiArCXN0cnVjdCBsaXN0X2hlYWQJbm9kZTsNCj4g
KwlzdHJ1Y3QgZG1hX3NsYXZlX2NvbmZpZwljZmc7DQo+ICsJc3RydWN0IHN1bjZpX3BjaGFuCSpw
aHk7DQo+ICsJdTgJCQlwb3J0Ow0KPiArfTsNCj4gKw0KPiArc3RydWN0IHN1bjZpX2RtYV9kZXYg
ew0KPiArCXN0cnVjdCBkbWFfZGV2aWNlCXNsYXZlOw0KPiArCXZvaWQgX19pb21lbQkJKmJhc2U7
DQo+ICsJc3RydWN0IGNsawkJKmNsazsNCj4gKwlzdHJ1Y3QgcmVzZXRfY29udHJvbAkqcnN0YzsN
Cj4gKwlzcGlubG9ja190CQlsb2NrOw0KPiArCXN0cnVjdCB0YXNrbGV0X3N0cnVjdAl0YXNrOw0K
PiArCXN0cnVjdCBsaXN0X2hlYWQJcGVuZGluZzsNCj4gKwlzdHJ1Y3QgZG1hX3Bvb2wJCSpwb29s
Ow0KPiArCXN0cnVjdCBzdW42aV9wY2hhbgkqcGNoYW5zOw0KPiArCXN0cnVjdCBzdW42aV92Y2hh
bgkqdmNoYW5zOw0KPiArfTsNCj4gKw0KPiArc3RhdGljIHN0cnVjdCBkZXZpY2UgKmNoYW4yZGV2
KHN0cnVjdCBkbWFfY2hhbiAqY2hhbikNCj4gK3sNCj4gKwlyZXR1cm4gJmNoYW4tPmRldi0+ZGV2
aWNlOw0KPiArfQ0KPiArDQo+ICtzdGF0aWMgaW5saW5lIHN0cnVjdCBzdW42aV9kbWFfZGV2ICp0
b19zdW42aV9kbWFfZGV2KHN0cnVjdCBkbWFfZGV2aWNlICpkKQ0KPiArew0KPiArCXJldHVybiBj
b250YWluZXJfb2YoZCwgc3RydWN0IHN1bjZpX2RtYV9kZXYsIHNsYXZlKTsNCj4gK30NCj4gKw0K
PiArc3RhdGljIGlubGluZSBzdHJ1Y3Qgc3VuNmlfdmNoYW4gKnRvX3N1bjZpX3ZjaGFuKHN0cnVj
dCBkbWFfY2hhbiAqY2hhbikNCj4gK3sNCj4gKwlyZXR1cm4gY29udGFpbmVyX29mKGNoYW4sIHN0
cnVjdCBzdW42aV92Y2hhbiwgdmMuY2hhbik7DQo+ICt9DQo+ICsNCj4gK3N0YXRpYyBpbmxpbmUg
c3RydWN0IHN1bjZpX2Rlc2MgKg0KPiArdG9fc3VuNmlfZGVzYyhzdHJ1Y3QgZG1hX2FzeW5jX3R4
X2Rlc2NyaXB0b3IgKnR4KQ0KPiArew0KPiArCXJldHVybiBjb250YWluZXJfb2YodHgsIHN0cnVj
dCBzdW42aV9kZXNjLCB2ZC50eCk7DQo+ICt9DQo+ICsNCj4gK3N0YXRpYyBpbmxpbmUgdm9pZCBz
dW42aV9kbWFfZHVtcF9jb21fcmVncyhzdHJ1Y3Qgc3VuNmlfZG1hX2RldiAqc2RldikNCj4gK3sN
Cj4gKwlkZXZfZGJnKHNkZXYtPnNsYXZlLmRldiwgIkNvbW1vbiByZWdpc3RlcjpcbiINCj4gKwkJ
Ilx0bWFzazAoJTA0eCk6IDB4JTA4eFxuIg0KPiArCQkiXHRtYXNrMSglMDR4KTogMHglMDh4XG4i
DQo+ICsJCSJcdHBlbmQwKCUwNHgpOiAweCUwOHhcbiINCj4gKwkJIlx0cGVuZDEoJTA0eCk6IDB4
JTA4eFxuIg0KPiArCQkiXHRzdGF0cyglMDR4KTogMHglMDh4XG4iLA0KPiArCQlETUFfSVJRX0VO
KDApLCByZWFkbChzZGV2LT5iYXNlICsgRE1BX0lSUV9FTigwKSksDQo+ICsJCURNQV9JUlFfRU4o
MSksIHJlYWRsKHNkZXYtPmJhc2UgKyBETUFfSVJRX0VOKDEpKSwNCj4gKwkJRE1BX0lSUV9TVEFU
KDApLCByZWFkbChzZGV2LT5iYXNlICsgRE1BX0lSUV9TVEFUKDApKSwNCj4gKwkJRE1BX0lSUV9T
VEFUKDEpLCByZWFkbChzZGV2LT5iYXNlICsgRE1BX0lSUV9TVEFUKDEpKSwNCj4gKwkJRE1BX1NU
QVQsIHJlYWRsKHNkZXYtPmJhc2UgKyBETUFfU1RBVCkpOw0KPiArfQ0KPiArDQo+ICtzdGF0aWMg
aW5saW5lIHZvaWQgc3VuNmlfZG1hX2R1bXBfY2hhbl9yZWdzKHN0cnVjdCBzdW42aV9kbWFfZGV2
ICpzZGV2LA0KPiArCQkJCQkgICAgc3RydWN0IHN1bjZpX3BjaGFuICpwY2hhbikNCj4gK3sNCj4g
KwlkZXZfZGJnKHNkZXYtPnNsYXZlLmRldiwgIkNoYW4gJWQgcmVnOiAweCV4XG4iDQoNCkknbSBu
b3Qgc3VyZSB0aGlzIGlzIHJpZ2h0IHNwZWNpZmllci4gRm9yIHBoeXNfYWRkcl90IGFuZCBkbWFf
YWRkcl90DQpjb25zaWRlciB0byB1c2UgJXBhW2RdLiBQbGVhc2UsIGNoZWNrIGVudGlyZSBjb2Rl
IGZvciB0aGF0Lg0KDQo+ICsJCSJcdF9fX2VuKCUwNHgpOiBcdDB4JTA4eFxuIg0KPiArCQkiXHRw
YXVzZSglMDR4KTogXHQweCUwOHhcbiINCj4gKwkJIlx0c3RhcnQoJTA0eCk6IFx0MHglMDh4XG4i
DQo+ICsJCSJcdF9fY2ZnKCUwNHgpOiBcdDB4JTA4eFxuIg0KPiArCQkiXHRfX3NyYyglMDR4KTog
XHQweCUwOHhcbiINCj4gKwkJIlx0X19kc3QoJTA0eCk6IFx0MHglMDh4XG4iDQo+ICsJCSJcdGNv
dW50KCUwNHgpOiBcdDB4JTA4eFxuIg0KPiArCQkiXHRfcGFyYSglMDR4KTogXHQweCUwOHhcblxu
IiwNCj4gKwkJcGNoYW4tPmlkeCwgX192aXJ0X3RvX3BoeXMoKHVuc2lnbmVkIGxvbmcpcGNoYW4t
PmJhc2UpLA0KPiArCQlETUFfQ0hBTl9FTkFCTEUsDQo+ICsJCXJlYWRsKHBjaGFuLT5iYXNlICsg
RE1BX0NIQU5fRU5BQkxFKSwNCj4gKwkJRE1BX0NIQU5fUEFVU0UsDQo+ICsJCXJlYWRsKHBjaGFu
LT5iYXNlICsgRE1BX0NIQU5fUEFVU0UpLA0KPiArCQlETUFfQ0hBTl9MTElfQUREUiwNCj4gKwkJ
cmVhZGwocGNoYW4tPmJhc2UgKyBETUFfQ0hBTl9MTElfQUREUiksDQo+ICsJCURNQV9DSEFOX0NV
Ul9DRkcsDQo+ICsJCXJlYWRsKHBjaGFuLT5iYXNlICsgRE1BX0NIQU5fQ1VSX0NGRyksDQo+ICsJ
CURNQV9DSEFOX0NVUl9TUkMsDQo+ICsJCXJlYWRsKHBjaGFuLT5iYXNlICsgRE1BX0NIQU5fQ1VS
X1NSQyksDQo+ICsJCURNQV9DSEFOX0NVUl9EU1QsDQo+ICsJCXJlYWRsKHBjaGFuLT5iYXNlICsg
RE1BX0NIQU5fQ1VSX0RTVCksDQo+ICsJCURNQV9DSEFOX0NVUl9DTlQsDQo+ICsJCXJlYWRsKHBj
aGFuLT5iYXNlICsgRE1BX0NIQU5fQ1VSX0NOVCksDQo+ICsJCURNQV9DSEFOX0NVUl9QQVJBLA0K
PiArCQlyZWFkbChwY2hhbi0+YmFzZSArIERNQV9DSEFOX0NVUl9QQVJBKSk7DQo+ICt9DQo+ICsN
Cj4gK3N0YXRpYyBpbmxpbmUgdTggY29udmVydF9idXJzdCh1OCBtYXhidXJzdCkNCj4gK3sNCj4g
KwlpZiAobWF4YnVyc3QgPT0gMSB8fCBtYXhidXJzdCA+IDE2KQ0KPiArCQlyZXR1cm4gMDsNCj4g
Kw0KPiArCXJldHVybiBmbHMobWF4YnVyc3QpIC0gMTsNCj4gK30NCj4gKw0KPiArc3RhdGljIGlu
bGluZSB1OCBjb252ZXJ0X2J1c3dpZHRoKGVudW0gZG1hX3NsYXZlX2J1c3dpZHRoIGFkZHJfd2lk
dGgpDQo+ICt7DQo+ICsJc3dpdGNoIChhZGRyX3dpZHRoKSB7DQo+ICsJY2FzZSBETUFfU0xBVkVf
QlVTV0lEVEhfMl9CWVRFUzoNCj4gKwkJcmV0dXJuIDE7DQo+ICsJY2FzZSBETUFfU0xBVkVfQlVT
V0lEVEhfNF9CWVRFUzoNCj4gKwkJcmV0dXJuIDI7DQo+ICsJZGVmYXVsdDoNCj4gKwkJcmV0dXJu
IDA7DQo+ICsJfQ0KPiArfQ0KPiArDQo+ICtzdGF0aWMgdm9pZCAqc3VuNmlfZG1hX2xsaV9hZGQo
c3RydWN0IHN1bjZpX2RtYV9sbGkgKnByZXYsDQo+ICsJCQkgICAgICAgc3RydWN0IHN1bjZpX2Rt
YV9sbGkgKm5leHQsDQo+ICsJCQkgICAgICAgZG1hX2FkZHJfdCBuZXh0X3BoeSwNCj4gKwkJCSAg
ICAgICBzdHJ1Y3Qgc3VuNmlfZGVzYyAqdHhkKQ0KPiArew0KPiArCWlmICgoIXByZXYgJiYgIXR4
ZCkgfHwgIW5leHQpDQo+ICsJCXJldHVybiBOVUxMOw0KPiArDQo+ICsJaWYgKCFwcmV2KSB7DQo+
ICsJCXR4ZC0+cF9sbGkgPSBuZXh0X3BoeTsNCj4gKwkJdHhkLT52X2xsaSA9IG5leHQ7DQo+ICsJ
fSBlbHNlIHsNCj4gKwkJcHJldi0+cF9sbGlfbmV4dCA9IG5leHRfcGh5Ow0KPiArCQlwcmV2LT52
X2xsaV9uZXh0ID0gbmV4dDsNCj4gKwl9DQo+ICsNCj4gKwluZXh0LT5wX2xsaV9uZXh0ID0gTExJ
X0xBU1RfSVRFTTsNCj4gKwluZXh0LT52X2xsaV9uZXh0ID0gTlVMTDsNCj4gKw0KPiArCXJldHVy
biBuZXh0Ow0KPiArfQ0KPiArDQo+ICtzdGF0aWMgaW5saW5lIHZvaWQgc3VuNmlfZG1hX2NmZ19s
bGkoc3RydWN0IHN1bjZpX2RtYV9sbGkgKmxsaSwNCj4gKwkJCQkgICAgIGRtYV9hZGRyX3Qgc3Jj
LA0KPiArCQkJCSAgICAgZG1hX2FkZHJfdCBkc3QsIHUzMiBsZW4sDQo+ICsJCQkJICAgICBzdHJ1
Y3QgZG1hX3NsYXZlX2NvbmZpZyAqY29uZmlnKQ0KPiArew0KPiArCXUzMiBzcmNfd2lkdGgsIGRz
dF93aWR0aCwgc3JjX2J1cnN0LCBkc3RfYnVyc3Q7DQo+ICsNCj4gKwlpZiAoIWNvbmZpZykNCj4g
KwkJcmV0dXJuOw0KPiArDQo+ICsJc3JjX2J1cnN0ID0gY29udmVydF9idXJzdChjb25maWctPnNy
Y19tYXhidXJzdCk7DQo+ICsJZHN0X2J1cnN0ID0gY29udmVydF9idXJzdChjb25maWctPmRzdF9t
YXhidXJzdCk7DQo+ICsNCj4gKwlzcmNfd2lkdGggPSBjb252ZXJ0X2J1c3dpZHRoKGNvbmZpZy0+
c3JjX2FkZHJfd2lkdGgpOw0KPiArCWRzdF93aWR0aCA9IGNvbnZlcnRfYnVzd2lkdGgoY29uZmln
LT5kc3RfYWRkcl93aWR0aCk7DQo+ICsNCj4gKwlsbGktPmNmZyA9IERNQV9DSEFOX0NGR19TUkNf
QlVSU1Qoc3JjX2J1cnN0KSB8DQo+ICsJCURNQV9DSEFOX0NGR19TUkNfV0lEVEgoc3JjX3dpZHRo
KSB8DQo+ICsJCURNQV9DSEFOX0NGR19EU1RfQlVSU1QoZHN0X2J1cnN0KSB8DQo+ICsJCURNQV9D
SEFOX0NGR19EU1RfV0lEVEgoZHN0X3dpZHRoKTsNCj4gKw0KPiArCWxsaS0+c3JjID0gc3JjOw0K
PiArCWxsaS0+ZHN0ID0gZHN0Ow0KPiArCWxsaS0+bGVuID0gbGVuOw0KPiArCWxsaS0+cGFyYSA9
IE5PUk1BTF9XQUlUOw0KPiArDQo+ICt9DQo+ICsNCj4gK3N0YXRpYyBpbmxpbmUgdm9pZCBzdW42
aV9kbWFfZHVtcF9sbGkoc3RydWN0IHN1bjZpX3ZjaGFuICp2Y2hhbiwNCj4gKwkJCQkgICAgICBz
dHJ1Y3Qgc3VuNmlfZG1hX2xsaSAqbGxpKQ0KPiArew0KPiArCWRldl9kYmcoY2hhbjJkZXYoJnZj
aGFuLT52Yy5jaGFuKSwNCj4gKwkJIlxuXHRkZXNjOiAgIHAgLSAweCUwOHggdiAtIDB4JTA4eFxu
Ig0KPiArCQkiXHRcdGMgLSAweCUwOHggcyAtIDB4JTA4eCBkIC0gMHglMDh4XG4iDQo+ICsJCSJc
dFx0bCAtIDB4JTA4eCBwIC0gMHglMDh4IG4gLSAweCUwOHhcbiIsDQo+ICsJCV9fdmlydF90b19w
aHlzKCh1bnNpZ25lZCBsb25nKWxsaSksICh1MzIpbGxpLA0KPiArCQlsbGktPmNmZywgbGxpLT5z
cmMsIGxsaS0+ZHN0LA0KPiArCQlsbGktPmxlbiwgbGxpLT5wYXJhLCBsbGktPnBfbGxpX25leHQp
Ow0KPiArfQ0KPiArDQo+ICtzdGF0aWMgdm9pZCBzdW42aV9kbWFfZnJlZV9kZXNjKHN0cnVjdCB2
aXJ0X2RtYV9kZXNjICp2ZCkNCj4gK3sNCj4gKwlzdHJ1Y3Qgc3VuNmlfZGVzYyAqdHhkID0gdG9f
c3VuNmlfZGVzYygmdmQtPnR4KTsNCj4gKwlzdHJ1Y3Qgc3VuNmlfZG1hX2RldiAqc2RldiA9IHRv
X3N1bjZpX2RtYV9kZXYodmQtPnR4LmNoYW4tPmRldmljZSk7DQo+ICsJc3RydWN0IHN1bjZpX2Rt
YV9sbGkgKnZfbGxpLCAqdl9uZXh0Ow0KPiArCWRtYV9hZGRyX3QgcF9sbGksIHBfbmV4dDsNCj4g
Kw0KPiArCWlmICh1bmxpa2VseSghdHhkKSkNCj4gKwkJcmV0dXJuOw0KPiArDQo+ICsJcF9sbGkg
PSB0eGQtPnBfbGxpOw0KPiArCXZfbGxpID0gdHhkLT52X2xsaTsNCj4gKw0KPiArCXdoaWxlICh2
X2xsaSkgew0KPiArCQl2X25leHQgPSB2X2xsaS0+dl9sbGlfbmV4dDsNCj4gKwkJcF9uZXh0ID0g
dl9sbGktPnBfbGxpX25leHQ7DQo+ICsNCj4gKwkJZG1hX3Bvb2xfZnJlZShzZGV2LT5wb29sLCB2
X2xsaSwgcF9sbGkpOw0KPiArDQo+ICsJCXZfbGxpID0gdl9uZXh0Ow0KPiArCQlwX2xsaSA9IHBf
bmV4dDsNCj4gKwl9DQo+ICsNCj4gKwlrZnJlZSh0eGQpOw0KPiArfQ0KPiArDQo+ICtzdGF0aWMg
aW50IHN1bjZpX2RtYV90ZXJtaW5hdGVfYWxsKHN0cnVjdCBzdW42aV92Y2hhbiAqdmNoYW4pDQo+
ICt7DQo+ICsJc3RydWN0IHN1bjZpX2RtYV9kZXYgKnNkZXYgPSB0b19zdW42aV9kbWFfZGV2KHZj
aGFuLT52Yy5jaGFuLmRldmljZSk7DQo+ICsJc3RydWN0IHN1bjZpX3BjaGFuICpwY2hhbiA9IHZj
aGFuLT5waHk7DQo+ICsJdW5zaWduZWQgbG9uZyBmbGFnczsNCj4gKwlMSVNUX0hFQUQoaGVhZCk7
DQo+ICsNCj4gKwlzcGluX2xvY2soJnNkZXYtPmxvY2spOw0KPiArCWxpc3RfZGVsX2luaXQoJnZj
aGFuLT5ub2RlKTsNCj4gKwlzcGluX3VubG9jaygmc2Rldi0+bG9jayk7DQo+ICsNCj4gKwlzcGlu
X2xvY2tfaXJxc2F2ZSgmdmNoYW4tPnZjLmxvY2ssIGZsYWdzKTsNCj4gKw0KPiArCXZjaGFuX2dl
dF9hbGxfZGVzY3JpcHRvcnMoJnZjaGFuLT52YywgJmhlYWQpOw0KPiArDQo+ICsJaWYgKHBjaGFu
KSB7DQo+ICsJCXdyaXRlbChETUFfQ0hBTl9FTkFCTEVfU1RPUCwgcGNoYW4tPmJhc2UgKyBETUFf
Q0hBTl9FTkFCTEUpOw0KPiArCQl3cml0ZWwoRE1BX0NIQU5fUEFVU0VfUkVTVU1FLCBwY2hhbi0+
YmFzZSArIERNQV9DSEFOX1BBVVNFKTsNCj4gKw0KPiArCQl2Y2hhbi0+cGh5ID0gTlVMTDsNCj4g
KwkJcGNoYW4tPnZjaGFuID0gTlVMTDsNCj4gKwkJcGNoYW4tPmRlc2MgPSBOVUxMOw0KPiArCQlw
Y2hhbi0+ZG9uZSA9IE5VTEw7DQo+ICsJfQ0KPiArDQo+ICsJc3Bpbl91bmxvY2tfaXJxcmVzdG9y
ZSgmdmNoYW4tPnZjLmxvY2ssIGZsYWdzKTsNCj4gKw0KPiArCXZjaGFuX2RtYV9kZXNjX2ZyZWVf
bGlzdCgmdmNoYW4tPnZjLCAmaGVhZCk7DQo+ICsNCj4gKwlyZXR1cm4gMDsNCj4gK30NCj4gKw0K
PiArc3RhdGljIGludCBzdW42aV9kbWFfc3RhcnRfZGVzYyhzdHJ1Y3Qgc3VuNmlfdmNoYW4gKnZj
aGFuKQ0KPiArew0KPiArCXN0cnVjdCBzdW42aV9kbWFfZGV2ICpzZGV2ID0gdG9fc3VuNmlfZG1h
X2Rldih2Y2hhbi0+dmMuY2hhbi5kZXZpY2UpOw0KPiArCXN0cnVjdCB2aXJ0X2RtYV9kZXNjICpk
ZXNjID0gdmNoYW5fbmV4dF9kZXNjKCZ2Y2hhbi0+dmMpOw0KPiArCXN0cnVjdCBzdW42aV9wY2hh
biAqcGNoYW4gPSB2Y2hhbi0+cGh5Ow0KPiArCXUzMiBpcnFfdmFsLCBpcnFfcmVnLCBpcnFfb2Zm
c2V0Ow0KPiArDQo+ICsJaWYgKCFwY2hhbikNCj4gKwkJcmV0dXJuIC1FQUdBSU47DQo+ICsNCj4g
KwlpZiAoIWRlc2MpIHsNCj4gKwkJcGNoYW4tPmRlc2MgPSBOVUxMOw0KPiArCQlwY2hhbi0+ZG9u
ZSA9IE5VTEw7DQo+ICsJCXJldHVybiAtRUFHQUlOOw0KPiArCX0NCj4gKw0KPiArCWxpc3RfZGVs
KCZkZXNjLT5ub2RlKTsNCj4gKw0KPiArCXBjaGFuLT5kZXNjID0gdG9fc3VuNmlfZGVzYygmZGVz
Yy0+dHgpOw0KPiArCXBjaGFuLT5kb25lID0gTlVMTDsNCj4gKw0KPiArCXN1bjZpX2RtYV9kdW1w
X2xsaSh2Y2hhbiwgcGNoYW4tPmRlc2MtPnZfbGxpKTsNCj4gKw0KPiArCWlycV9yZWcgPSBwY2hh
bi0+aWR4IC8gRE1BX0lSUV9DSEFOX05SOw0KPiArCWlycV9vZmZzZXQgPSBwY2hhbi0+aWR4ICUg
RE1BX0lSUV9DSEFOX05SOw0KPiArDQo+ICsJaXJxX3ZhbCA9IHJlYWRsKHNkZXYtPmJhc2UgKyBE
TUFfSVJRX0VOKGlycV9vZmZzZXQpKTsNCj4gKwlpcnFfdmFsIHw9IERNQV9JUlFfUVVFVUUgPDwg
KGlycV9vZmZzZXQgKiBETUFfSVJRX0NIQU5fV0lEVEgpOw0KPiArCXdyaXRlbChpcnFfdmFsLCBz
ZGV2LT5iYXNlICsgRE1BX0lSUV9FTihpcnFfb2Zmc2V0KSk7DQo+ICsNCj4gKwl3cml0ZWwocGNo
YW4tPmRlc2MtPnBfbGxpLCBwY2hhbi0+YmFzZSArIERNQV9DSEFOX0xMSV9BRERSKTsNCj4gKwl3
cml0ZWwoRE1BX0NIQU5fRU5BQkxFX1NUQVJULCBwY2hhbi0+YmFzZSArIERNQV9DSEFOX0VOQUJM
RSk7DQo+ICsNCj4gKwlzdW42aV9kbWFfZHVtcF9jb21fcmVncyhzZGV2KTsNCj4gKwlzdW42aV9k
bWFfZHVtcF9jaGFuX3JlZ3Moc2RldiwgcGNoYW4pOw0KPiArDQo+ICsJcmV0dXJuIDA7DQo+ICt9
DQo+ICsNCj4gK3N0YXRpYyB2b2lkIHN1bjZpX2RtYV90YXNrbGV0KHVuc2lnbmVkIGxvbmcgZGF0
YSkNCj4gK3sNCj4gKwlzdHJ1Y3Qgc3VuNmlfZG1hX2RldiAqc2RldiA9IChzdHJ1Y3Qgc3VuNmlf
ZG1hX2RldiAqKWRhdGE7DQo+ICsJc3RydWN0IHN1bjZpX3ZjaGFuICp2Y2hhbjsNCj4gKwlzdHJ1
Y3Qgc3VuNmlfcGNoYW4gKnBjaGFuOw0KPiArCXVuc2lnbmVkIGludCBwY2hhbl9hbGxvYyA9IDA7
DQo+ICsJdW5zaWduZWQgaW50IHBjaGFuX2lkeDsNCj4gKw0KPiArCWxpc3RfZm9yX2VhY2hfZW50
cnkodmNoYW4sICZzZGV2LT5zbGF2ZS5jaGFubmVscywgdmMuY2hhbi5kZXZpY2Vfbm9kZSkgew0K
PiArCQlzcGluX2xvY2tfaXJxKCZ2Y2hhbi0+dmMubG9jayk7DQo+ICsNCj4gKwkJcGNoYW4gPSB2
Y2hhbi0+cGh5Ow0KPiArDQo+ICsJCWlmIChwY2hhbiAmJiBwY2hhbi0+ZG9uZSkgew0KPiArCQkJ
aWYgKHN1bjZpX2RtYV9zdGFydF9kZXNjKHZjaGFuKSkgew0KPiArCQkJCS8qDQo+ICsJCQkJICog
Tm8gY3VycmVudCB0eGQgYXNzb2NpYXRlZCB3aXRoIHRoaXMgY2hhbm5lbA0KPiArCQkJCSAqLw0K
PiArCQkJCWRldl9kYmcoc2Rldi0+c2xhdmUuZGV2LCAicGNoYW4gJXU6IGZyZWVcbiIsDQo+ICsJ
CQkJCXBjaGFuLT5pZHgpOw0KPiArDQo+ICsJCQkJLyogTWFyayB0aGlzIGNoYW5uZWwgZnJlZSAq
Lw0KPiArCQkJCXZjaGFuLT5waHkgPSBOVUxMOw0KPiArCQkJCXBjaGFuLT52Y2hhbiA9IE5VTEw7
DQo+ICsJCQl9DQo+ICsJCX0NCj4gKwkJc3Bpbl91bmxvY2tfaXJxKCZ2Y2hhbi0+dmMubG9jayk7
DQo+ICsJfQ0KPiArDQo+ICsJc3Bpbl9sb2NrX2lycSgmc2Rldi0+bG9jayk7DQo+ICsJZm9yIChw
Y2hhbl9pZHggPSAwOyBwY2hhbl9pZHggPCBOUl9NQVhfQ0hBTk5FTFM7IHBjaGFuX2lkeCsrKSB7
DQo+ICsJCXBjaGFuID0gJnNkZXYtPnBjaGFuc1twY2hhbl9pZHhdOw0KPiArDQo+ICsJCWlmIChw
Y2hhbi0+dmNoYW4gPT0gTlVMTCAmJiAhbGlzdF9lbXB0eSgmc2Rldi0+cGVuZGluZykpIHsNCj4g
KwkJCXZjaGFuID0gbGlzdF9maXJzdF9lbnRyeSgmc2Rldi0+cGVuZGluZywNCj4gKwkJCQkJCSBz
dHJ1Y3Qgc3VuNmlfdmNoYW4sIG5vZGUpOw0KPiArDQo+ICsJCQkvKiBSZW1vdmUgZnJvbSBwZW5k
aW5nIGNoYW5uZWxzICovDQo+ICsJCQlsaXN0X2RlbF9pbml0KCZ2Y2hhbi0+bm9kZSk7DQo+ICsJ
CQlwY2hhbl9hbGxvYyB8PSBCSVQocGNoYW5faWR4KTsNCj4gKw0KPiArCQkJLyogTWFyayB0aGlz
IGNoYW5uZWwgYWxsb2NhdGVkICovDQo+ICsJCQlwY2hhbi0+dmNoYW4gPSB2Y2hhbjsNCj4gKwkJ
CXZjaGFuLT5waHkgPSBwY2hhbjsNCj4gKwkJCWRldl9kYmcoc2Rldi0+c2xhdmUuZGV2LCAicGNo
YW4gJXU6IGFsbG9jIHZjaGFuICVwXG4iLA0KPiArCQkJCXBjaGFuLT5pZHgsICZ2Y2hhbi0+dmMp
Ow0KPiArCQl9DQo+ICsJfQ0KPiArCXNwaW5fdW5sb2NrX2lycSgmc2Rldi0+bG9jayk7DQo+ICsN
Cj4gKwlmb3IgKHBjaGFuX2lkeCA9IDA7IHBjaGFuX2lkeCA8IE5SX01BWF9DSEFOTkVMUzsgcGNo
YW5faWR4KyspIHsNCj4gKwkJaWYgKHBjaGFuX2FsbG9jICYgQklUKHBjaGFuX2lkeCkpIHsNCj4g
KwkJCXBjaGFuID0gc2Rldi0+cGNoYW5zICsgcGNoYW5faWR4Ow0KPiArCQkJdmNoYW4gPSBwY2hh
bi0+dmNoYW47DQo+ICsJCQlpZiAodmNoYW4pIHsNCj4gKwkJCQlzcGluX2xvY2tfaXJxKCZ2Y2hh
bi0+dmMubG9jayk7DQo+ICsJCQkJc3VuNmlfZG1hX3N0YXJ0X2Rlc2ModmNoYW4pOw0KPiArCQkJ
CXNwaW5fdW5sb2NrX2lycSgmdmNoYW4tPnZjLmxvY2spOw0KPiArCQkJfQ0KPiArCQl9DQo+ICsJ
fQ0KPiArfQ0KPiArDQo+ICtzdGF0aWMgaXJxcmV0dXJuX3Qgc3VuNmlfZG1hX2ludGVycnVwdChp
bnQgaXJxLCB2b2lkICpkZXZfaWQpDQo+ICt7DQo+ICsJc3RydWN0IHN1bjZpX2RtYV9kZXYgKnNk
ZXYgPSAoc3RydWN0IHN1bjZpX2RtYV9kZXYgKilkZXZfaWQ7DQo+ICsJc3RydWN0IHN1bjZpX3Zj
aGFuICp2Y2hhbjsNCj4gKwlzdHJ1Y3Qgc3VuNmlfcGNoYW4gKnBjaGFuOw0KPiArCWludCBpLCBq
LCByZXQgPSBJUlFfTk9ORTsNCj4gKwl1MzIgc3RhdHVzOw0KPiArDQo+ICsJZm9yIChpID0gMDsg
aSA8IDI7IGkrKykgew0KPiArCQlzdGF0dXMgPSByZWFkbChzZGV2LT5iYXNlICsgRE1BX0lSUV9T
VEFUKGkpKTsNCj4gKwkJaWYgKCFzdGF0dXMpDQo+ICsJCQljb250aW51ZTsNCj4gKw0KPiArCQlk
ZXZfZGJnKHNkZXYtPnNsYXZlLmRldiwgIkRNQSBpcnEgc3RhdHVzICVzOiAweCV4XG4iLA0KPiAr
CQkJaSA/ICJoaWdoIiA6ICJsb3ciLCBzdGF0dXMpOw0KPiArDQo+ICsJCXdyaXRlbChzdGF0dXMs
IHNkZXYtPmJhc2UgKyBETUFfSVJRX1NUQVQoaSkpOw0KPiArDQo+ICsJCWZvciAoaiA9IDA7IChq
IDwgOCkgJiYgc3RhdHVzOyBqKyspIHsNCj4gKwkJCWlmIChzdGF0dXMgJiBETUFfSVJRX1FVRVVF
KSB7DQo+ICsJCQkJcGNoYW4gPSBzZGV2LT5wY2hhbnMgKyBqOw0KPiArCQkJCXZjaGFuID0gcGNo
YW4tPnZjaGFuOw0KPiArDQo+ICsJCQkJaWYgKHZjaGFuKSB7DQo+ICsJCQkJCXVuc2lnbmVkIGxv
bmcgZmxhZ3M7DQo+ICsNCj4gKwkJCQkJc3Bpbl9sb2NrX2lycXNhdmUoJnZjaGFuLT52Yy5sb2Nr
LA0KPiArCQkJCQkJCSAgZmxhZ3MpOw0KPiArCQkJCQl2Y2hhbl9jb29raWVfY29tcGxldGUoJnBj
aGFuLT5kZXNjLT52ZCk7DQo+ICsJCQkJCXBjaGFuLT5kb25lID0gcGNoYW4tPmRlc2M7DQo+ICsJ
CQkJCXNwaW5fdW5sb2NrX2lycXJlc3RvcmUoJnZjaGFuLT52Yy5sb2NrLA0KPiArCQkJCQkJCSAg
ICAgICBmbGFncyk7DQo+ICsJCQkJfQ0KPiArCQkJfQ0KPiArDQo+ICsJCQlzdGF0dXMgPSBzdGF0
dXMgPj4gNDsNCj4gKwkJfQ0KPiArDQo+ICsJCXRhc2tsZXRfc2NoZWR1bGUoJnNkZXYtPnRhc2sp
Ow0KPiArCQlyZXQgPSBJUlFfSEFORExFRDsNCj4gKwl9DQo+ICsNCj4gKwlyZXR1cm4gcmV0Ow0K
PiArfQ0KPiArDQo+ICtzdGF0aWMgc3RydWN0IGRtYV9hc3luY190eF9kZXNjcmlwdG9yICpzdW42
aV9kbWFfcHJlcF9kbWFfbWVtY3B5KA0KPiArCQlzdHJ1Y3QgZG1hX2NoYW4gKmNoYW4sIGRtYV9h
ZGRyX3QgZGVzdCwgZG1hX2FkZHJfdCBzcmMsDQo+ICsJCXNpemVfdCBsZW4sIHVuc2lnbmVkIGxv
bmcgZmxhZ3MpDQo+ICt7DQo+ICsJc3RydWN0IHN1bjZpX2RtYV9kZXYgKnNkZXYgPSB0b19zdW42
aV9kbWFfZGV2KGNoYW4tPmRldmljZSk7DQo+ICsJc3RydWN0IHN1bjZpX3ZjaGFuICp2Y2hhbiA9
IHRvX3N1bjZpX3ZjaGFuKGNoYW4pOw0KPiArCXN0cnVjdCBkbWFfc2xhdmVfY29uZmlnICpzY29u
ZmlnID0gJnZjaGFuLT5jZmc7DQo+ICsJc3RydWN0IHN1bjZpX2RtYV9sbGkgKnZfbGxpOw0KPiAr
CXN0cnVjdCBzdW42aV9kZXNjICp0eGQ7DQo+ICsJZG1hX2FkZHJfdCBwX2xsaTsNCj4gKw0KPiAr
CWRldl9kYmcoY2hhbjJkZXYoY2hhbiksDQo+ICsJCSIlczsgY2hhbjogJWQsIGRlc3Q6IDB4JTA4
eCwgc3JjOiAweCUwOHgsIGxlbjogMHglMDh4LiBmbGFnczogMHglMDhseFxuIiwNCj4gKwkJX19m
dW5jX18sIHZjaGFuLT52Yy5jaGFuLmNoYW5faWQsIGRlc3QsIHNyYywgbGVuLCBmbGFncyk7DQo+
ICsNCj4gKwlpZiAoIWxlbikNCj4gKwkJcmV0dXJuIE5VTEw7DQo+ICsNCj4gKwl0eGQgPSBremFs
bG9jKHNpemVvZigqdHhkKSwgR0ZQX05PV0FJVCk7DQo+ICsJaWYgKCF0eGQpDQo+ICsJCXJldHVy
biBOVUxMOw0KPiArDQo+ICsJdl9sbGkgPSBkbWFfcG9vbF9hbGxvYyhzZGV2LT5wb29sLCBHRlBf
Tk9XQUlULCAmcF9sbGkpOw0KPiArCWlmICghdl9sbGkpIHsNCj4gKwkJZGV2X2VycihzZGV2LT5z
bGF2ZS5kZXYsICJGYWlsZWQgdG8gYWxsb2MgbGxpIG1lbW9yeVxuIik7DQo+ICsJCWtmcmVlKHR4
ZCk7DQo+ICsJCXJldHVybiBOVUxMOw0KPiArCX0NCj4gKw0KPiArCXN1bjZpX2RtYV9jZmdfbGxp
KHZfbGxpLCBzcmMsIGRlc3QsIGxlbiwgc2NvbmZpZyk7DQo+ICsJdl9sbGktPmNmZyB8PSBETUFf
Q0hBTl9DRkdfU1JDX0RSUShEUlFfU0RSQU0pIHwNCj4gKwkJRE1BX0NIQU5fQ0ZHX0RTVF9EUlEo
RFJRX1NEUkFNKSB8DQo+ICsJCURNQV9DSEFOX0NGR19EU1RfTElORUFSX01PREUgfA0KPiArCQlE
TUFfQ0hBTl9DRkdfU1JDX0xJTkVBUl9NT0RFOw0KPiArDQo+ICsJc3VuNmlfZG1hX2xsaV9hZGQo
TlVMTCwgdl9sbGksIHBfbGxpLCB0eGQpOw0KPiArDQo+ICsJc3VuNmlfZG1hX2R1bXBfbGxpKHZj
aGFuLCB2X2xsaSk7DQo+ICsNCj4gKwlyZXR1cm4gdmNoYW5fdHhfcHJlcCgmdmNoYW4tPnZjLCAm
dHhkLT52ZCwgZmxhZ3MpOw0KPiArfQ0KPiArDQo+ICtzdGF0aWMgc3RydWN0IGRtYV9hc3luY190
eF9kZXNjcmlwdG9yICpzdW42aV9kbWFfcHJlcF9zbGF2ZV9zZygNCj4gKwkJc3RydWN0IGRtYV9j
aGFuICpjaGFuLCBzdHJ1Y3Qgc2NhdHRlcmxpc3QgKnNnbCwNCj4gKwkJdW5zaWduZWQgaW50IHNn
X2xlbiwgZW51bSBkbWFfdHJhbnNmZXJfZGlyZWN0aW9uIGRpciwNCj4gKwkJdW5zaWduZWQgbG9u
ZyBmbGFncywgdm9pZCAqY29udGV4dCkNCj4gK3sNCj4gKwlzdHJ1Y3Qgc3VuNmlfZG1hX2RldiAq
c2RldiA9IHRvX3N1bjZpX2RtYV9kZXYoY2hhbi0+ZGV2aWNlKTsNCj4gKwlzdHJ1Y3Qgc3VuNmlf
dmNoYW4gKnZjaGFuID0gdG9fc3VuNmlfdmNoYW4oY2hhbik7DQo+ICsJc3RydWN0IGRtYV9zbGF2
ZV9jb25maWcgKnNjb25maWcgPSAmdmNoYW4tPmNmZzsNCj4gKwlzdHJ1Y3Qgc3VuNmlfZG1hX2xs
aSAqdl9sbGksICpwcmV2ID0gTlVMTDsNCj4gKwlzdHJ1Y3Qgc3VuNmlfZGVzYyAqdHhkOw0KPiAr
CXN0cnVjdCBzY2F0dGVybGlzdCAqc2c7DQo+ICsJZG1hX2FkZHJfdCBwX2xsaTsNCj4gKwlpbnQg
aTsNCj4gKw0KPiArCWlmICghc2dsKQ0KPiArCQlyZXR1cm4gTlVMTDsNCj4gKw0KPiArCXR4ZCA9
IGt6YWxsb2Moc2l6ZW9mKCp0eGQpLCBHRlBfTk9XQUlUKTsNCj4gKwlpZiAoIXR4ZCkNCj4gKwkJ
cmV0dXJuIE5VTEw7DQo+ICsNCj4gKwlmb3JfZWFjaF9zZyhzZ2wsIHNnLCBzZ19sZW4sIGkpIHsN
Cj4gKwkJdl9sbGkgPSBkbWFfcG9vbF9hbGxvYyhzZGV2LT5wb29sLCBHRlBfTk9XQUlULCAmcF9s
bGkpOw0KPiArCQlpZiAoIXZfbGxpKSB7DQo+ICsJCQlrZnJlZSh0eGQpOw0KPiArCQkJcmV0dXJu
IE5VTEw7DQo+ICsJCX0NCj4gKw0KPiArCQlpZiAoZGlyID09IERNQV9NRU1fVE9fREVWKSB7DQo+
ICsJCQlzdW42aV9kbWFfY2ZnX2xsaSh2X2xsaSwgc2dfZG1hX2FkZHJlc3Moc2cpLA0KPiArCQkJ
CQkgIHNjb25maWctPmRzdF9hZGRyLCBzZ19kbWFfbGVuKHNnKSwNCj4gKwkJCQkJICBzY29uZmln
KTsNCj4gKwkJCXZfbGxpLT5jZmcgfD0gRE1BX0NIQU5fQ0ZHX0RTVF9JT19NT0RFIHwNCj4gKwkJ
CQlETUFfQ0hBTl9DRkdfU1JDX0xJTkVBUl9NT0RFIHwNCj4gKwkJCQlETUFfQ0hBTl9DRkdfU1JD
X0RSUShEUlFfU0RSQU0pIHwNCj4gKwkJCQlETUFfQ0hBTl9DRkdfRFNUX0RSUSh2Y2hhbi0+cG9y
dCk7DQo+ICsNCj4gKwkJCWRldl9kYmcoY2hhbjJkZXYoY2hhbiksICIlczsgY2hhbjogJWQsIGRl
c3Q6IDB4JTA4eCwgIg0KPiArCQkJCSJzcmM6IDB4JTA4eCwgbGVuOiAweCUwOHguIGZsYWdzOiAw
eCUwOGx4XG4iLA0KPiArCQkJCV9fZnVuY19fLCB2Y2hhbi0+dmMuY2hhbi5jaGFuX2lkLA0KPiAr
CQkJCXNjb25maWctPmRzdF9hZGRyLCBzZ19kbWFfYWRkcmVzcyhzZyksDQo+ICsJCQkJc2dfZG1h
X2xlbihzZyksIGZsYWdzKTsNCj4gKw0KPiArCQl9IGVsc2UgaWYgKGRpciA9PSBETUFfREVWX1RP
X01FTSkgew0KPiArCQkJc3VuNmlfZG1hX2NmZ19sbGkodl9sbGksIHNjb25maWctPnNyY19hZGRy
LA0KPiArCQkJCQkgIHNnX2RtYV9hZGRyZXNzKHNnKSwgc2dfZG1hX2xlbihzZyksDQo+ICsJCQkJ
CSAgc2NvbmZpZyk7DQo+ICsJCQl2X2xsaS0+Y2ZnIHw9IERNQV9DSEFOX0NGR19EU1RfTElORUFS
X01PREUgfA0KPiArCQkJCURNQV9DSEFOX0NGR19TUkNfSU9fTU9ERSB8DQo+ICsJCQkJRE1BX0NI
QU5fQ0ZHX0RTVF9EUlEoRFJRX1NEUkFNKSB8DQo+ICsJCQkJRE1BX0NIQU5fQ0ZHX1NSQ19EUlEo
dmNoYW4tPnBvcnQpOw0KPiArDQo+ICsJCQlkZXZfZGJnKGNoYW4yZGV2KGNoYW4pLCAiJXM7IGNo
YW46ICVkLCBkZXN0OiAweCUwOHgsICINCj4gKwkJCQkic3JjOiAweCUwOHgsIGxlbjogMHglMDh4
LiBmbGFnczogMHglMDhseFxuIiwNCj4gKwkJCQlfX2Z1bmNfXywgdmNoYW4tPnZjLmNoYW4uY2hh
bl9pZCwNCj4gKwkJCQlzZ19kbWFfYWRkcmVzcyhzZyksIHNjb25maWctPnNyY19hZGRyLA0KPiAr
CQkJCXNnX2RtYV9sZW4oc2cpLCBmbGFncyk7DQo+ICsJCX0NCj4gKw0KPiArCQlwcmV2ID0gc3Vu
NmlfZG1hX2xsaV9hZGQocHJldiwgdl9sbGksIHBfbGxpLCB0eGQpOw0KPiArCX0NCj4gKw0KPiAr
I2lmZGVmIERFQlVHDQo+ICsJZGV2X2RiZyhjaGFuMmRldihjaGFuKSwgIkZpcnN0OiAweCUwOHhc
biIsIHR4ZC0+cF9sbGkpOw0KPiArCWZvciAocHJldiA9IHR4ZC0+dl9sbGk7IHByZXYgIT0gTlVM
TDsgcHJldiA9IHByZXYtPnZfbGxpX25leHQpDQo+ICsJCXN1bjZpX2RtYV9kdW1wX2xsaSh2Y2hh
biwgcHJldik7DQo+ICsjZW5kaWYNCj4gKw0KPiArCXJldHVybiB2Y2hhbl90eF9wcmVwKCZ2Y2hh
bi0+dmMsICZ0eGQtPnZkLCBmbGFncyk7DQo+ICt9DQo+ICsNCj4gK3N0YXRpYyBpbnQgc3VuNmlf
ZG1hX2NvbnRyb2woc3RydWN0IGRtYV9jaGFuICpjaGFuLCBlbnVtIGRtYV9jdHJsX2NtZCBjbWQs
DQo+ICsJCSAgICAgICB1bnNpZ25lZCBsb25nIGFyZykNCj4gK3sNCj4gKwlzdHJ1Y3Qgc3VuNmlf
ZG1hX2RldiAqc2RldiA9IHRvX3N1bjZpX2RtYV9kZXYoY2hhbi0+ZGV2aWNlKTsNCj4gKwlzdHJ1
Y3Qgc3VuNmlfdmNoYW4gKnZjaGFuID0gdG9fc3VuNmlfdmNoYW4oY2hhbik7DQo+ICsJc3RydWN0
IHN1bjZpX3BjaGFuICpwY2hhbiA9IHZjaGFuLT5waHk7DQo+ICsJdW5zaWduZWQgbG9uZyBmbGFn
czsNCj4gKwlpbnQgcmV0ID0gMDsNCj4gKw0KPiArCXN3aXRjaCAoY21kKSB7DQo+ICsJY2FzZSBE
TUFfUkVTVU1FOg0KPiArCQlkZXZfZGJnKGNoYW4yZGV2KGNoYW4pLCAidmNoYW4gJXA6IHJlc3Vt
ZVxuIiwgJnZjaGFuLT52Yyk7DQo+ICsNCj4gKwkJc3Bpbl9sb2NrX2lycXNhdmUoJnZjaGFuLT52
Yy5sb2NrLCBmbGFncyk7DQo+ICsNCj4gKwkJaWYgKHBjaGFuKSB7DQo+ICsJCQl3cml0ZWwoRE1B
X0NIQU5fUEFVU0VfUkVTVU1FLA0KPiArCQkJICAgICAgIHBjaGFuLT5iYXNlICsgRE1BX0NIQU5f
UEFVU0UpOw0KPiArCQl9IGVsc2UgaWYgKCFsaXN0X2VtcHR5KCZ2Y2hhbi0+dmMuZGVzY19pc3N1
ZWQpKSB7DQo+ICsJCQlzcGluX2xvY2soJnNkZXYtPmxvY2spOw0KPiArCQkJbGlzdF9hZGRfdGFp
bCgmdmNoYW4tPm5vZGUsICZzZGV2LT5wZW5kaW5nKTsNCj4gKwkJCXNwaW5fdW5sb2NrKCZzZGV2
LT5sb2NrKTsNCj4gKwkJfQ0KPiArDQo+ICsJCXNwaW5fdW5sb2NrX2lycXJlc3RvcmUoJnZjaGFu
LT52Yy5sb2NrLCBmbGFncyk7DQo+ICsJCWJyZWFrOw0KPiArDQo+ICsJY2FzZSBETUFfUEFVU0U6
DQo+ICsJCWRldl9kYmcoY2hhbjJkZXYoY2hhbiksICJ2Y2hhbiAlcDogcGF1c2VcbiIsICZ2Y2hh
bi0+dmMpOw0KPiArDQo+ICsJCWlmIChwY2hhbikgew0KPiArCQkJd3JpdGVsKERNQV9DSEFOX1BB
VVNFX1BBVVNFLA0KPiArCQkJICAgICAgIHBjaGFuLT5iYXNlICsgRE1BX0NIQU5fUEFVU0UpOw0K
PiArCQl9IGVsc2Ugew0KPiArCQkJc3Bpbl9sb2NrKCZzZGV2LT5sb2NrKTsNCj4gKwkJCWxpc3Rf
ZGVsX2luaXQoJnZjaGFuLT5ub2RlKTsNCj4gKwkJCXNwaW5fdW5sb2NrKCZzZGV2LT5sb2NrKTsN
Cj4gKwkJfQ0KPiArCQlicmVhazsNCj4gKw0KPiArCWNhc2UgRE1BX1RFUk1JTkFURV9BTEw6DQo+
ICsJCXJldCA9IHN1bjZpX2RtYV90ZXJtaW5hdGVfYWxsKHZjaGFuKTsNCj4gKwkJYnJlYWs7DQo+
ICsJY2FzZSBETUFfU0xBVkVfQ09ORklHOg0KPiArCQltZW1jcHkoJnZjaGFuLT5jZmcsIChzdHJ1
Y3QgZG1hX3NsYXZlX2NvbmZpZyAqKWFyZywNCj4gKwkJICAgICAgIHNpemVvZihzdHJ1Y3QgZG1h
X3NsYXZlX2NvbmZpZykpOw0KPiArCQlicmVhazsNCj4gKwlkZWZhdWx0Og0KPiArCQlyZXQgPSAt
RU5YSU87DQo+ICsJCWJyZWFrOw0KPiArCX0NCj4gKwlyZXR1cm4gcmV0Ow0KPiArfQ0KPiArDQo+
ICtzdGF0aWMgZW51bSBkbWFfc3RhdHVzIHN1bjZpX2RtYV90eF9zdGF0dXMoc3RydWN0IGRtYV9j
aGFuICpjaGFuLA0KPiArCQkJCQkgICBkbWFfY29va2llX3QgY29va2llLA0KPiArCQkJCQkgICBz
dHJ1Y3QgZG1hX3R4X3N0YXRlICpzdGF0ZSkNCj4gK3sNCj4gKwlzdHJ1Y3Qgc3VuNmlfdmNoYW4g
KnZjaGFuID0gdG9fc3VuNmlfdmNoYW4oY2hhbik7DQo+ICsJc3RydWN0IHN1bjZpX3BjaGFuICpw
Y2hhbiA9IHZjaGFuLT5waHk7DQo+ICsJc3RydWN0IHN1bjZpX2RtYV9sbGkgKmxsaTsNCj4gKwlz
dHJ1Y3QgdmlydF9kbWFfZGVzYyAqdmQ7DQo+ICsJc3RydWN0IHN1bjZpX2Rlc2MgKnR4ZDsNCj4g
KwllbnVtIGRtYV9zdGF0dXMgcmV0Ow0KPiArCXVuc2lnbmVkIGxvbmcgZmxhZ3M7DQo+ICsJc2l6
ZV90IGJ5dGVzID0gMDsNCj4gKw0KPiArCXJldCA9IGRtYV9jb29raWVfc3RhdHVzKGNoYW4sIGNv
b2tpZSwgc3RhdGUpOw0KPiArCWlmIChyZXQgPT0gRE1BX0NPTVBMRVRFKQ0KPiArCQlyZXR1cm4g
cmV0Ow0KPiArDQo+ICsJc3Bpbl9sb2NrX2lycXNhdmUoJnZjaGFuLT52Yy5sb2NrLCBmbGFncyk7
DQo+ICsNCj4gKwl2ZCA9IHZjaGFuX2ZpbmRfZGVzYygmdmNoYW4tPnZjLCBjb29raWUpOw0KPiAr
CXR4ZCA9IHRvX3N1bjZpX2Rlc2MoJnZkLT50eCk7DQo+ICsNCj4gKwlpZiAodmQpIHsNCj4gKwkJ
Zm9yIChsbGkgPSB0eGQtPnZfbGxpOyBsbGkgIT0gTlVMTDsgbGxpID0gbGxpLT52X2xsaV9uZXh0
KQ0KPiArCQkJYnl0ZXMgKz0gbGxpLT5sZW47DQo+ICsJfSBlbHNlIGlmICghcGNoYW4gfHwgIXBj
aGFuLT5kZXNjKSB7DQo+ICsJCWJ5dGVzID0gMDsNCj4gKwl9IGVsc2Ugew0KPiArCQlieXRlcyA9
IHJlYWRsKHBjaGFuLT5iYXNlICsgRE1BX0NIQU5fQ1VSX0NOVCk7DQo+ICsJfQ0KPiArDQo+ICsJ
c3Bpbl91bmxvY2tfaXJxcmVzdG9yZSgmdmNoYW4tPnZjLmxvY2ssIGZsYWdzKTsNCj4gKw0KPiAr
CWRtYV9zZXRfcmVzaWR1ZShzdGF0ZSwgYnl0ZXMpOw0KPiArDQo+ICsJcmV0dXJuIHJldDsNCj4g
K30NCj4gKw0KPiArc3RhdGljIHZvaWQgc3VuNmlfZG1hX2lzc3VlX3BlbmRpbmcoc3RydWN0IGRt
YV9jaGFuICpjaGFuKQ0KPiArew0KPiArCXN0cnVjdCBzdW42aV9kbWFfZGV2ICpzZGV2ID0gdG9f
c3VuNmlfZG1hX2RldihjaGFuLT5kZXZpY2UpOw0KPiArCXN0cnVjdCBzdW42aV92Y2hhbiAqdmNo
YW4gPSB0b19zdW42aV92Y2hhbihjaGFuKTsNCj4gKwl1bnNpZ25lZCBsb25nIGZsYWdzOw0KPiAr
DQo+ICsJc3Bpbl9sb2NrX2lycXNhdmUoJnZjaGFuLT52Yy5sb2NrLCBmbGFncyk7DQo+ICsNCj4g
KwlpZiAodmNoYW5faXNzdWVfcGVuZGluZygmdmNoYW4tPnZjKSkgew0KPiArCQlzcGluX2xvY2so
JnNkZXYtPmxvY2spOw0KPiArDQo+ICsJCWlmICghdmNoYW4tPnBoeSkgew0KPiArCQkJaWYgKGxp
c3RfZW1wdHkoJnZjaGFuLT5ub2RlKSkgew0KPiArCQkJCWxpc3RfYWRkX3RhaWwoJnZjaGFuLT5u
b2RlLCAmc2Rldi0+cGVuZGluZyk7DQo+ICsJCQkJdGFza2xldF9zY2hlZHVsZSgmc2Rldi0+dGFz
ayk7DQo+ICsJCQkJZGV2X2RiZyhjaGFuMmRldihjaGFuKSwgInZjaGFuICVwOiBpc3N1ZWRcbiIs
DQo+ICsJCQkJCSZ2Y2hhbi0+dmMpOw0KPiArCQkJfQ0KPiArCQl9DQo+ICsNCj4gKwkJc3Bpbl91
bmxvY2soJnNkZXYtPmxvY2spOw0KPiArCX0gZWxzZSB7DQo+ICsJCWRldl9kYmcoY2hhbjJkZXYo
Y2hhbiksICJ2Y2hhbiAlcDogbm90aGluZyB0byBpc3N1ZVxuIiwNCj4gKwkJCSZ2Y2hhbi0+dmMp
Ow0KPiArCX0NCj4gKw0KPiArCXNwaW5fdW5sb2NrX2lycXJlc3RvcmUoJnZjaGFuLT52Yy5sb2Nr
LCBmbGFncyk7DQo+ICt9DQo+ICsNCj4gK3N0YXRpYyBpbnQgc3VuNmlfZG1hX2FsbG9jX2NoYW5f
cmVzb3VyY2VzKHN0cnVjdCBkbWFfY2hhbiAqY2hhbikNCj4gK3sNCj4gKwlyZXR1cm4gMDsNCj4g
K30NCj4gKw0KPiArc3RhdGljIHZvaWQgc3VuNmlfZG1hX2ZyZWVfY2hhbl9yZXNvdXJjZXMoc3Ry
dWN0IGRtYV9jaGFuICpjaGFuKQ0KPiArew0KPiArCXN0cnVjdCBzdW42aV9kbWFfZGV2ICpzZGV2
ID0gdG9fc3VuNmlfZG1hX2RldihjaGFuLT5kZXZpY2UpOw0KPiArCXN0cnVjdCBzdW42aV92Y2hh
biAqdmNoYW4gPSB0b19zdW42aV92Y2hhbihjaGFuKTsNCj4gKwl1bnNpZ25lZCBsb25nIGZsYWdz
Ow0KPiArDQo+ICsJc3Bpbl9sb2NrX2lycXNhdmUoJnNkZXYtPmxvY2ssIGZsYWdzKTsNCj4gKwls
aXN0X2RlbF9pbml0KCZ2Y2hhbi0+bm9kZSk7DQo+ICsJc3Bpbl91bmxvY2tfaXJxcmVzdG9yZSgm
c2Rldi0+bG9jaywgZmxhZ3MpOw0KPiArDQo+ICsJdmNoYW5fZnJlZV9jaGFuX3Jlc291cmNlcygm
dmNoYW4tPnZjKTsNCj4gK30NCj4gKw0KPiArc3RhdGljIGlubGluZSB2b2lkIHN1bjZpX2RtYV9m
cmVlKHN0cnVjdCBzdW42aV9kbWFfZGV2ICpzZGMpDQo+ICt7DQo+ICsJaW50IGk7DQo+ICsNCj4g
Kwlmb3IgKGkgPSAwOyBpIDwgTlJfTUFYX1ZDSEFOUzsgaSsrKSB7DQo+ICsJCXN0cnVjdCBzdW42
aV92Y2hhbiAqdmNoYW4gPSAmc2RjLT52Y2hhbnNbaV07DQo+ICsNCj4gKwkJbGlzdF9kZWwoJnZj
aGFuLT52Yy5jaGFuLmRldmljZV9ub2RlKTsNCj4gKwkJdGFza2xldF9raWxsKCZ2Y2hhbi0+dmMu
dGFzayk7DQo+ICsJfQ0KPiArDQo+ICsJdGFza2xldF9raWxsKCZzZGMtPnRhc2spOw0KPiArfQ0K
PiArDQo+ICtzdGF0aWMgc3RydWN0IGRtYV9jaGFuICpzdW42aV9kbWFfb2ZfeGxhdGUoc3RydWN0
IG9mX3BoYW5kbGVfYXJncyAqZG1hX3NwZWMsDQo+ICsJCQkJCSAgIHN0cnVjdCBvZl9kbWEgKm9m
ZG1hKQ0KPiArew0KPiArCXN0cnVjdCBzdW42aV9kbWFfZGV2ICpzZGV2ID0gb2ZkbWEtPm9mX2Rt
YV9kYXRhOw0KPiArCXN0cnVjdCBzdW42aV92Y2hhbiAqdmNoYW47DQo+ICsJc3RydWN0IGRtYV9j
aGFuICpjaGFuOw0KPiArCXU4IHBvcnQgPSBkbWFfc3BlYy0+YXJnc1swXTsNCj4gKw0KPiArCWlm
IChwb3J0ID4gTlJfTUFYX1JFUVVFU1RTKQ0KPiArCQlyZXR1cm4gTlVMTDsNCj4gKw0KPiArCWNo
YW4gPSBkbWFfZ2V0X2FueV9zbGF2ZV9jaGFubmVsKCZzZGV2LT5zbGF2ZSk7DQo+ICsJaWYgKCFj
aGFuKQ0KPiArCQlyZXR1cm4gTlVMTDsNCj4gKw0KPiArCXZjaGFuID0gdG9fc3VuNmlfdmNoYW4o
Y2hhbik7DQo+ICsJdmNoYW4tPnBvcnQgPSBwb3J0Ow0KPiArDQo+ICsJcmV0dXJuIGNoYW47DQo+
ICt9DQo+ICsNCj4gK3N0YXRpYyBpbnQgc3VuNmlfZG1hX3Byb2JlKHN0cnVjdCBwbGF0Zm9ybV9k
ZXZpY2UgKnBkZXYpDQo+ICt7DQo+ICsJc3RydWN0IHN1bjZpX2RtYV9kZXYgKnNkYzsNCj4gKwlz
dHJ1Y3QgcmVzb3VyY2UgKnJlczsNCj4gKwlpbnQgaXJxOw0KPiArCWludCByZXQsIGk7DQo+ICsN
Cj4gKwlzZGMgPSBkZXZtX2t6YWxsb2MoJnBkZXYtPmRldiwgc2l6ZW9mKCpzZGMpLCBHRlBfS0VS
TkVMKTsNCj4gKwlpZiAoIXNkYykNCj4gKwkJcmV0dXJuIC1FTk9NRU07DQo+ICsNCj4gKwlyZXMg
PSBwbGF0Zm9ybV9nZXRfcmVzb3VyY2UocGRldiwgSU9SRVNPVVJDRV9NRU0sIDApOw0KPiArCXNk
Yy0+YmFzZSA9IGRldm1faW9yZW1hcF9yZXNvdXJjZSgmcGRldi0+ZGV2LCByZXMpOw0KPiArCWlm
IChJU19FUlIoc2RjLT5iYXNlKSkNCj4gKwkJcmV0dXJuIFBUUl9FUlIoc2RjLT5iYXNlKTsNCj4g
Kw0KPiArCWlycSA9IHBsYXRmb3JtX2dldF9pcnEocGRldiwgMCk7DQo+ICsJcmV0ID0gZGV2bV9y
ZXF1ZXN0X2lycSgmcGRldi0+ZGV2LCBpcnEsIHN1bjZpX2RtYV9pbnRlcnJ1cHQsIDAsDQo+ICsJ
CQkgICAgICAgZGV2X25hbWUoJnBkZXYtPmRldiksIHNkYyk7DQo+ICsJaWYgKHJldCkgew0KPiAr
CQlkZXZfZXJyKCZwZGV2LT5kZXYsICJDYW5ub3QgcmVxdWVzdCBJUlFcbiIpOw0KPiArCQlyZXR1
cm4gcmV0Ow0KPiArCX0NCj4gKw0KPiArCXNkYy0+Y2xrID0gZGV2bV9jbGtfZ2V0KCZwZGV2LT5k
ZXYsIE5VTEwpOw0KPiArCWlmIChJU19FUlIoc2RjLT5jbGspKSB7DQo+ICsJCWRldl9lcnIoJnBk
ZXYtPmRldiwgIk5vIGNsb2NrIHNwZWNpZmllZFxuIik7DQo+ICsJCXJldHVybiBQVFJfRVJSKHNk
Yy0+Y2xrKTsNCj4gKwl9DQo+ICsNCj4gKwlzZGMtPnJzdGMgPSBkZXZtX3Jlc2V0X2NvbnRyb2xf
Z2V0KCZwZGV2LT5kZXYsIE5VTEwpOw0KPiArCWlmIChJU19FUlIoc2RjLT5yc3RjKSkgew0KPiAr
CQlkZXZfZXJyKCZwZGV2LT5kZXYsICJObyByZXNldCBjb250cm9sbGVyIHNwZWNpZmllZFxuIik7
DQo+ICsJCXJldHVybiBQVFJfRVJSKHNkYy0+cnN0Yyk7DQo+ICsJfQ0KPiArDQo+ICsJc2RjLT5w
b29sID0gZG1hbV9wb29sX2NyZWF0ZShkZXZfbmFtZSgmcGRldi0+ZGV2KSwgJnBkZXYtPmRldiwN
Cj4gKwkJCQkgICAgIHNpemVvZihzdHJ1Y3Qgc3VuNmlfZG1hX2xsaSksIDQsIDApOw0KPiArCWlm
ICghc2RjLT5wb29sKSB7DQo+ICsJCWRldl9lcnIoJnBkZXYtPmRldiwgIk5vIG1lbW9yeSBmb3Ig
ZGVzY3JpcHRvcnMgZG1hIHBvb2xcbiIpOw0KPiArCQlyZXR1cm4gLUVOT01FTTsNCj4gKwl9DQo+
ICsNCj4gKwlwbGF0Zm9ybV9zZXRfZHJ2ZGF0YShwZGV2LCBzZGMpOw0KPiArCUlOSVRfTElTVF9I
RUFEKCZzZGMtPnBlbmRpbmcpOw0KPiArCXNwaW5fbG9ja19pbml0KCZzZGMtPmxvY2spOw0KPiAr
DQo+ICsJZG1hX2NhcF9zZXQoRE1BX1BSSVZBVEUsIHNkYy0+c2xhdmUuY2FwX21hc2spOw0KPiAr
CWRtYV9jYXBfc2V0KERNQV9NRU1DUFksIHNkYy0+c2xhdmUuY2FwX21hc2spOw0KPiArCWRtYV9j
YXBfc2V0KERNQV9TTEFWRSwgc2RjLT5zbGF2ZS5jYXBfbWFzayk7DQo+ICsNCj4gKwlJTklUX0xJ
U1RfSEVBRCgmc2RjLT5zbGF2ZS5jaGFubmVscyk7DQo+ICsJc2RjLT5zbGF2ZS5kZXZpY2VfYWxs
b2NfY2hhbl9yZXNvdXJjZXMJPSBzdW42aV9kbWFfYWxsb2NfY2hhbl9yZXNvdXJjZXM7DQo+ICsJ
c2RjLT5zbGF2ZS5kZXZpY2VfZnJlZV9jaGFuX3Jlc291cmNlcwk9IHN1bjZpX2RtYV9mcmVlX2No
YW5fcmVzb3VyY2VzOw0KPiArCXNkYy0+c2xhdmUuZGV2aWNlX3R4X3N0YXR1cwkJPSBzdW42aV9k
bWFfdHhfc3RhdHVzOw0KPiArCXNkYy0+c2xhdmUuZGV2aWNlX2lzc3VlX3BlbmRpbmcJCT0gc3Vu
NmlfZG1hX2lzc3VlX3BlbmRpbmc7DQo+ICsJc2RjLT5zbGF2ZS5kZXZpY2VfcHJlcF9zbGF2ZV9z
ZwkJPSBzdW42aV9kbWFfcHJlcF9zbGF2ZV9zZzsNCj4gKwlzZGMtPnNsYXZlLmRldmljZV9wcmVw
X2RtYV9tZW1jcHkJPSBzdW42aV9kbWFfcHJlcF9kbWFfbWVtY3B5Ow0KPiArCXNkYy0+c2xhdmUu
ZGV2aWNlX2NvbnRyb2wJCT0gc3VuNmlfZG1hX2NvbnRyb2w7DQo+ICsJc2RjLT5zbGF2ZS5jaGFu
Y250CQkJPSBOUl9NQVhfVkNIQU5TOw0KPiArDQo+ICsJc2RjLT5zbGF2ZS5kZXYgPSAmcGRldi0+
ZGV2Ow0KPiArDQo+ICsJc2RjLT5wY2hhbnMgPSBkZXZtX2t6YWxsb2MoJnBkZXYtPmRldiwNCj4g
KwkJCQkgICBOUl9NQVhfQ0hBTk5FTFMgKiBzaXplb2Yoc3RydWN0IHN1bjZpX3BjaGFuKSwNCj4g
KwkJCQkgICBHRlBfS0VSTkVMKTsNCg0KU29ycnksIGZvcmdvdCB0byBtZW50aW9uIGRldm1fa2Nh
bGxvYy4gSXQgc3VpdHMgYmV0dGVyIGhlcmUuDQoNCj4gKwlpZiAoIXNkYy0+cGNoYW5zKQ0KPiAr
CQlyZXR1cm4gLUVOT01FTTsNCj4gKw0KPiArCXNkYy0+dmNoYW5zID0gZGV2bV9remFsbG9jKCZw
ZGV2LT5kZXYsDQo+ICsJCQkJICAgTlJfTUFYX1ZDSEFOUyAqIHNpemVvZihzdHJ1Y3Qgc3VuNmlf
dmNoYW4pLA0KPiArCQkJCSAgIEdGUF9LRVJORUwpOw0KDQpBbmQgaGVyZS4NCg0KPiArCWlmICgh
c2RjLT52Y2hhbnMpDQo+ICsJCXJldHVybiAtRU5PTUVNOw0KPiArDQo+ICsJdGFza2xldF9pbml0
KCZzZGMtPnRhc2ssIHN1bjZpX2RtYV90YXNrbGV0LCAodW5zaWduZWQgbG9uZylzZGMpOw0KPiAr
DQo+ICsJZm9yIChpID0gMDsgaSA8IE5SX01BWF9DSEFOTkVMUzsgaSsrKSB7DQo+ICsJCXN0cnVj
dCBzdW42aV9wY2hhbiAqcGNoYW4gPSAmc2RjLT5wY2hhbnNbaV07DQo+ICsNCj4gKwkJcGNoYW4t
PmlkeCA9IGk7DQo+ICsJCXBjaGFuLT5iYXNlID0gc2RjLT5iYXNlICsgMHgxMDAgKyBpICogMHg0
MDsNCj4gKwl9DQo+ICsNCj4gKwlmb3IgKGkgPSAwOyBpIDwgTlJfTUFYX1ZDSEFOUzsgaSsrKSB7
DQo+ICsJCXN0cnVjdCBzdW42aV92Y2hhbiAqdmNoYW4gPSAmc2RjLT52Y2hhbnNbaV07DQo+ICsN
Cj4gKwkJSU5JVF9MSVNUX0hFQUQoJnZjaGFuLT5ub2RlKTsNCj4gKwkJdmNoYW4tPnZjLmRlc2Nf
ZnJlZSA9IHN1bjZpX2RtYV9mcmVlX2Rlc2M7DQo+ICsJCXZjaGFuX2luaXQoJnZjaGFuLT52Yywg
JnNkYy0+c2xhdmUpOw0KPiArCX0NCj4gKw0KPiArCXJldCA9IHJlc2V0X2NvbnRyb2xfZGVhc3Nl
cnQoc2RjLT5yc3RjKTsNCj4gKwlpZiAocmV0KSB7DQo+ICsJCWRldl9lcnIoJnBkZXYtPmRldiwg
IkNvdWxkbid0IGRlYXNzZXJ0IHRoZSBkZXZpY2UgZnJvbSByZXNldFxuIik7DQo+ICsJCWdvdG8g
ZXJyX2NoYW5fZnJlZTsNCj4gKwl9DQo+ICsNCj4gKwlyZXQgPSBjbGtfcHJlcGFyZV9lbmFibGUo
c2RjLT5jbGspOw0KPiArCWlmIChyZXQpIHsNCj4gKwkJZGV2X2VycigmcGRldi0+ZGV2LCAiQ291
bGRuJ3QgZW5hYmxlIHRoZSBjbG9ja1xuIik7DQo+ICsJCWdvdG8gZXJyX3Jlc2V0X2Fzc2VydDsN
Cj4gKwl9DQo+ICsNCj4gKwlyZXQgPSBkbWFfYXN5bmNfZGV2aWNlX3JlZ2lzdGVyKCZzZGMtPnNs
YXZlKTsNCj4gKwlpZiAocmV0KSB7DQo+ICsJCWRldl93YXJuKCZwZGV2LT5kZXYsICJGYWlsZWQg
dG8gcmVnaXN0ZXIgRE1BIGVuZ2luZSBkZXZpY2VcbiIpOw0KPiArCQlnb3RvIGVycl9jbGtfZGlz
YWJsZTsNCj4gKwl9DQo+ICsNCj4gKwlyZXQgPSBvZl9kbWFfY29udHJvbGxlcl9yZWdpc3Rlcihw
ZGV2LT5kZXYub2Zfbm9kZSwgc3VuNmlfZG1hX29mX3hsYXRlLA0KPiArCQkJCQkgc2RjKTsNCj4g
KwlpZiAocmV0KSB7DQo+ICsJCWRldl9lcnIoJnBkZXYtPmRldiwgIm9mX2RtYV9jb250cm9sbGVy
X3JlZ2lzdGVyIGZhaWxlZFxuIik7DQo+ICsJCWdvdG8gZXJyX2RtYV91bnJlZ2lzdGVyOw0KPiAr
CX0NCj4gKw0KPiArCXJldHVybiAwOw0KPiArDQo+ICtlcnJfZG1hX3VucmVnaXN0ZXI6DQo+ICsJ
ZG1hX2FzeW5jX2RldmljZV91bnJlZ2lzdGVyKCZzZGMtPnNsYXZlKTsNCj4gK2Vycl9jbGtfZGlz
YWJsZToNCj4gKwljbGtfZGlzYWJsZV91bnByZXBhcmUoc2RjLT5jbGspOw0KPiArZXJyX3Jlc2V0
X2Fzc2VydDoNCj4gKwlyZXNldF9jb250cm9sX2Fzc2VydChzZGMtPnJzdGMpOw0KPiArZXJyX2No
YW5fZnJlZToNCj4gKwlzdW42aV9kbWFfZnJlZShzZGMpOw0KPiArCXJldHVybiByZXQ7DQo+ICt9
DQo+ICsNCj4gK3N0YXRpYyBpbnQgc3VuNmlfZG1hX3JlbW92ZShzdHJ1Y3QgcGxhdGZvcm1fZGV2
aWNlICpwZGV2KQ0KPiArew0KPiArCXN0cnVjdCBzdW42aV9kbWFfZGV2ICpzZGMgPSBwbGF0Zm9y
bV9nZXRfZHJ2ZGF0YShwZGV2KTsNCj4gKw0KPiArCW9mX2RtYV9jb250cm9sbGVyX2ZyZWUocGRl
di0+ZGV2Lm9mX25vZGUpOw0KPiArCWRtYV9hc3luY19kZXZpY2VfdW5yZWdpc3Rlcigmc2RjLT5z
bGF2ZSk7DQo+ICsNCj4gKwljbGtfZGlzYWJsZV91bnByZXBhcmUoc2RjLT5jbGspOw0KPiArCXJl
c2V0X2NvbnRyb2xfYXNzZXJ0KHNkYy0+cnN0Yyk7DQo+ICsNCj4gKwlzdW42aV9kbWFfZnJlZShz
ZGMpOw0KPiArDQo+ICsJcmV0dXJuIDA7DQo+ICt9DQo+ICsNCj4gK3N0YXRpYyBzdHJ1Y3Qgb2Zf
ZGV2aWNlX2lkIHN1bjZpX2RtYV9tYXRjaFtdID0gew0KPiArCXsgLmNvbXBhdGlibGUgPSAiYWxs
d2lubmVyLHN1bjZpLWEzMS1kbWEiIH0NCj4gK307DQo+ICsNCj4gK3N0YXRpYyBzdHJ1Y3QgcGxh
dGZvcm1fZHJpdmVyIHN1bjZpX2RtYV9kcml2ZXIgPSB7DQo+ICsJLnByb2JlCQk9IHN1bjZpX2Rt
YV9wcm9iZSwNCj4gKwkucmVtb3ZlCQk9IHN1bjZpX2RtYV9yZW1vdmUsDQo+ICsJLmRyaXZlciA9
IHsNCj4gKwkJLm5hbWUJCT0gInN1bjZpLWRtYSIsDQo+ICsJCS5vZl9tYXRjaF90YWJsZQk9IHN1
bjZpX2RtYV9tYXRjaCwNCj4gKwl9LA0KPiArfTsNCj4gK21vZHVsZV9wbGF0Zm9ybV9kcml2ZXIo
c3VuNmlfZG1hX2RyaXZlcik7DQo+ICsNCj4gK01PRFVMRV9ERVNDUklQVElPTigiQWxsd2lubmVy
IEEzMSBETUEgQ29udHJvbGxlciBEcml2ZXIiKTsNCj4gK01PRFVMRV9BVVRIT1IoIlN1Z2FyIDxz
aHVnZUBhbGx3aW5uZXJ0ZWNoLmNvbT4iKTsNCj4gK01PRFVMRV9BVVRIT1IoIk1heGltZSBSaXBh
cmQgPG1heGltZS5yaXBhcmRAZnJlZS1lbGVjdHJvbnMuY29tPiIpOw0KPiArTU9EVUxFX0xJQ0VO
U0UoIkdQTCIpOw0KDQoNCi0tIA0KQW5keSBTaGV2Y2hlbmtvIDxhbmRyaXkuc2hldmNoZW5rb0Bp
bnRlbC5jb20+DQpJbnRlbCBGaW5sYW5kIE95DQotLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0t
LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0KSW50ZWwgRmlubGFuZCBP
eQpSZWdpc3RlcmVkIEFkZHJlc3M6IFBMIDI4MSwgMDAxODEgSGVsc2lua2kgCkJ1c2luZXNzIElk
ZW50aXR5IENvZGU6IDAzNTc2MDYgLSA0IApEb21pY2lsZWQgaW4gSGVsc2lua2kgCgpUaGlzIGUt
bWFpbCBhbmQgYW55IGF0dGFjaG1lbnRzIG1heSBjb250YWluIGNvbmZpZGVudGlhbCBtYXRlcmlh
bCBmb3IKdGhlIHNvbGUgdXNlIG9mIHRoZSBpbnRlbmRlZCByZWNpcGllbnQocykuIEFueSByZXZp
ZXcgb3IgZGlzdHJpYnV0aW9uCmJ5IG90aGVycyBpcyBzdHJpY3RseSBwcm9oaWJpdGVkLiBJZiB5
b3UgYXJlIG5vdCB0aGUgaW50ZW5kZWQKcmVjaXBpZW50LCBwbGVhc2UgY29udGFjdCB0aGUgc2Vu
ZGVyIGFuZCBkZWxldGUgYWxsIGNvcGllcy4K

--
To unsubscribe from this list: send the line "unsubscribe dmaengine" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Maxime Ripard March 3, 2014, 1:18 p.m. UTC | #2 
Hi Andy,

On Fri, Feb 28, 2014 at 05:30:47PM +0000, Shevchenko, Andriy wrote:
> On Fri, 2014-02-28 at 17:37 +0100, Maxime Ripard wrote:
> > The Allwinner A31 has a 16 channels DMA controller that it shares with the
> > newer A23. Although sharing some similarities with the DMA controller of the
> > older Allwinner SoCs, it's significantly different, I don't expect it to be
> > possible to share the driver for these two.
> > 
> > The A31 Controller is able to memory-to-memory or memory-to-device transfers on
> > the 16 channels in parallel.
> 
> Thanks for update.
> Few more small comments.
> 
> > 
> > Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
> > ---
> >  .../devicetree/bindings/dma/sun6i-dma.txt          |  45 +
> >  drivers/dma/Kconfig                                |   8 +
> >  drivers/dma/Makefile                               |   1 +
> >  drivers/dma/sun6i-dma.c                            | 959 +++++++++++++++++++++
> >  4 files changed, 1013 insertions(+)
> >  create mode 100644 Documentation/devicetree/bindings/dma/sun6i-dma.txt
> >  create mode 100644 drivers/dma/sun6i-dma.c
> > 
> > diff --git a/Documentation/devicetree/bindings/dma/sun6i-dma.txt b/Documentation/devicetree/bindings/dma/sun6i-dma.txt
> > new file mode 100644
> > index 0000000..5d7c86d
> > --- /dev/null
> > +++ b/Documentation/devicetree/bindings/dma/sun6i-dma.txt
> > @@ -0,0 +1,45 @@
> > +Allwinner A31 DMA Controller
> > +
> > +This driver follows the generic DMA bindings defined in dma.txt.
> > +
> > +Required properties:
> > +
> > +- compatible:	Must be "allwinner,sun6i-a31-dma"
> > +- reg:		Should contain the registers base address and length
> > +- interrupts:	Should contain a reference to the interrupt used by this device
> > +- clocks:	Should contain a reference to the parent AHB clock
> > +- resets:	Should contain a reference to the reset controller asserting
> > +	  	this device in reset
> > +- #dma-cells :	Should be 1, a single cell holding a line request number
> > +
> > +Example:
> > +	dma: dma-controller@01c02000 {
> > +		compatible = "allwinner,sun6i-a31-dma";
> > +		reg = <0x01c02000 0x1000>;
> > +		interrupts = <0 50 4>;
> > +		clocks = <&ahb1_gates 6>;
> > +		resets = <&ahb1_rst 6>;
> > +		#dma-cells = <1>;
> > +	};
> > +
> > +Clients:
> > +
> > +DMA clients connected to the A31 DMA controller must use the format
> > +described in the dma.txt file, using a two-cell specifier for each
> > +channel: a phandle plus one integer cells.
> > +The two cells in order are:
> > +
> > +1. A phandle pointing to the DMA controller.
> > +2. The port ID as specified in the datasheet
> > +
> > +Example:
> > +spi2: spi@01c6a000 {
> > +	compatible = "allwinner,sun6i-a31-spi";
> > +	reg = <0x01c6a000 0x1000>;
> > +	interrupts = <0 67 4>;
> > +	clocks = <&ahb1_gates 22>, <&spi2_clk>;
> > +	clock-names = "ahb", "mod";
> > +	dmas = <&dma 25>, <&dma 25>;
> > +	dma-names = "rx", "tx";
> > +	resets = <&ahb1_rst 22>;
> > +};
> > diff --git a/drivers/dma/Kconfig b/drivers/dma/Kconfig
> > index 605b016..7923697 100644
> > --- a/drivers/dma/Kconfig
> > +++ b/drivers/dma/Kconfig
> > @@ -351,6 +351,14 @@ config MOXART_DMA
> >  	help
> >  	  Enable support for the MOXA ART SoC DMA controller.
> >  
> > +config DMA_SUN6I
> > +	tristate "Allwinner A31 SoCs DMA support"
> > +	depends on ARCH_SUNXI
> > +	select DMA_ENGINE
> > +	select DMA_VIRTUAL_CHANNELS
> > +	help
> > +	  Support for the DMA engine for Allwinner A31 SoCs.
> > +
> >  config DMA_ENGINE
> >  	bool
> >  
> > diff --git a/drivers/dma/Makefile b/drivers/dma/Makefile
> > index a029d0f4..18cdbad 100644
> > --- a/drivers/dma/Makefile
> > +++ b/drivers/dma/Makefile
> > @@ -44,3 +44,4 @@ obj-$(CONFIG_DMA_JZ4740) += dma-jz4740.o
> >  obj-$(CONFIG_TI_CPPI41) += cppi41.o
> >  obj-$(CONFIG_K3_DMA) += k3dma.o
> >  obj-$(CONFIG_MOXART_DMA) += moxart-dma.o
> > +obj-$(CONFIG_DMA_SUN6I) += sun6i-dma.o
> > diff --git a/drivers/dma/sun6i-dma.c b/drivers/dma/sun6i-dma.c
> > new file mode 100644
> > index 0000000..ba852f0
> > --- /dev/null
> > +++ b/drivers/dma/sun6i-dma.c
> > @@ -0,0 +1,959 @@
> > +/*
> > + * Copyright (C) 2013-2014 Allwinner Tech Co., Ltd
> > + * Author: Sugar <shuge@allwinnertech.com>
> > + *
> > + * Copyright (C) 2014 Maxime Ripard
> > + * Maxime Ripard <maxime.ripard@free-electrons.com>
> > + *
> > + * This program is free software; you can redistribute it and/or modify
> > + * it under the terms of the GNU General Public License as published by
> > + * the Free Software Foundation; either version 2 of the License, or
> > + * (at your option) any later version.
> > + */
> > +
> > +#include <linux/clk.h>
> > +#include <linux/delay.h>
> > +#include <linux/dmaengine.h>
> > +#include <linux/dmapool.h>
> > +#include <linux/interrupt.h>
> > +#include <linux/module.h>
> > +#include <linux/of_dma.h>
> > +#include <linux/platform_device.h>
> > +#include <linux/reset.h>
> > +#include <linux/slab.h>
> > +#include <linux/types.h>
> > +
> > +#include "virt-dma.h"
> > +
> > +/*
> > + * There's 16 physical channels that can work in parallel.
> > + *
> > + * However we have 30 different endpoints for our requests.
> > + *
> > + * Since the channels are able to handle only an unidirectional
> > + * transfer, we need to allocate more virtual channels so that
> > + * everyone can grab one channel.
> > + *
> > + * Some devices can't work in both direction (mostly because it
> > + * wouldn't make sense), so we have a bit fewer virtual channels than
> > + * 2 channels per endpoints.
> > + */
> > +
> > +#define NR_MAX_CHANNELS		16
> > +#define NR_MAX_REQUESTS		30
> > +#define NR_MAX_VCHANS		53
> > +
> > +/*
> > + * Common registers
> > + */
> > +#define DMA_IRQ_EN(x)		((x) * 0x04)
> > +#define DMA_IRQ_HALF			BIT(0)
> > +#define DMA_IRQ_PKG			BIT(1)
> > +#define DMA_IRQ_QUEUE			BIT(2)
> > +
> > +#define DMA_IRQ_CHAN_NR			8
> > +#define DMA_IRQ_CHAN_WIDTH		4
> > +
> > +
> > +#define DMA_IRQ_STAT(x)		((x) * 0x04 + 0x10)
> > +
> > +#define DMA_STAT		0x30
> > +
> > +/*
> > + * Channels specific registers
> > + */
> > +#define DMA_CHAN_ENABLE		0x00
> > +#define DMA_CHAN_ENABLE_START		BIT(0)
> > +#define DMA_CHAN_ENABLE_STOP		0
> > +
> > +#define DMA_CHAN_PAUSE		0x04
> > +#define DMA_CHAN_PAUSE_PAUSE		BIT(1)
> > +#define DMA_CHAN_PAUSE_RESUME		0
> > +
> > +#define DMA_CHAN_LLI_ADDR	0x08
> > +
> > +#define DMA_CHAN_CUR_CFG	0x0c
> > +#define DMA_CHAN_CFG_SRC_DRQ(x)		((x) & 0x1f)
> > +#define DMA_CHAN_CFG_SRC_IO_MODE	BIT(5)
> > +#define DMA_CHAN_CFG_SRC_LINEAR_MODE	(0 << 5)
> > +#define DMA_CHAN_CFG_SRC_BURST(x)	(((x) & 0x3) << 7)
> > +#define DMA_CHAN_CFG_SRC_WIDTH(x)	(((x) & 0x3) << 9)
> > +
> > +#define DMA_CHAN_CFG_DST_DRQ(x)		(DMA_CHAN_CFG_SRC_DRQ(x) << 16)
> > +#define DMA_CHAN_CFG_DST_IO_MODE	(DMA_CHAN_CFG_SRC_IO_MODE << 16)
> > +#define DMA_CHAN_CFG_DST_LINEAR_MODE	(DMA_CHAN_CFG_SRC_LINEAR_MODE << 16)
> > +#define DMA_CHAN_CFG_DST_BURST(x)	(DMA_CHAN_CFG_SRC_BURST(x) << 16)
> > +#define DMA_CHAN_CFG_DST_WIDTH(x)	(DMA_CHAN_CFG_SRC_WIDTH(x) << 16)
> > +
> > +#define DMA_CHAN_CUR_SRC	0x10
> > +
> > +#define DMA_CHAN_CUR_DST	0x14
> > +
> > +#define DMA_CHAN_CUR_CNT	0x18
> > +
> > +#define DMA_CHAN_CUR_PARA	0x1c
> > +
> > +
> > +/*
> > + * Various hardware related defines
> > + */
> > +#define LLI_LAST_ITEM	0xfffff800
> > +#define NORMAL_WAIT	8
> > +#define DRQ_SDRAM	1
> > +
> > +/*
> > + * Hardware representation of the LLI
> > + *
> > + * The hardware will be fed the physical address of this structure,
> > + * and read its content in order to start the transfer.
> > + */
> > +struct sun6i_dma_lli {
> > +	u32			cfg;
> > +	u32			src;
> > +	u32			dst;
> > +	u32			len;
> > +	u32			para;
> > +	u32			p_lli_next;
> > +	struct sun6i_dma_lli	*v_lli_next;
> > +} __packed;
> > +
> > +
> > +struct sun6i_desc {
> > +	struct virt_dma_desc	vd;
> > +	dma_addr_t		p_lli;
> > +	struct sun6i_dma_lli	*v_lli;
> > +};
> > +
> > +struct sun6i_pchan {
> > +	u32			idx;
> > +	void __iomem		*base;
> > +	struct sun6i_vchan	*vchan;
> > +	struct sun6i_desc	*desc;
> > +	struct sun6i_desc	*done;
> > +};
> > +
> > +struct sun6i_vchan {
> > +	struct virt_dma_chan	vc;
> > +	struct list_head	node;
> > +	struct dma_slave_config	cfg;
> > +	struct sun6i_pchan	*phy;
> > +	u8			port;
> > +};
> > +
> > +struct sun6i_dma_dev {
> > +	struct dma_device	slave;
> > +	void __iomem		*base;
> > +	struct clk		*clk;
> > +	struct reset_control	*rstc;
> > +	spinlock_t		lock;
> > +	struct tasklet_struct	task;
> > +	struct list_head	pending;
> > +	struct dma_pool		*pool;
> > +	struct sun6i_pchan	*pchans;
> > +	struct sun6i_vchan	*vchans;
> > +};
> > +
> > +static struct device *chan2dev(struct dma_chan *chan)
> > +{
> > +	return &chan->dev->device;
> > +}
> > +
> > +static inline struct sun6i_dma_dev *to_sun6i_dma_dev(struct dma_device *d)
> > +{
> > +	return container_of(d, struct sun6i_dma_dev, slave);
> > +}
> > +
> > +static inline struct sun6i_vchan *to_sun6i_vchan(struct dma_chan *chan)
> > +{
> > +	return container_of(chan, struct sun6i_vchan, vc.chan);
> > +}
> > +
> > +static inline struct sun6i_desc *
> > +to_sun6i_desc(struct dma_async_tx_descriptor *tx)
> > +{
> > +	return container_of(tx, struct sun6i_desc, vd.tx);
> > +}
> > +
> > +static inline void sun6i_dma_dump_com_regs(struct sun6i_dma_dev *sdev)
> > +{
> > +	dev_dbg(sdev->slave.dev, "Common register:\n"
> > +		"\tmask0(%04x): 0x%08x\n"
> > +		"\tmask1(%04x): 0x%08x\n"
> > +		"\tpend0(%04x): 0x%08x\n"
> > +		"\tpend1(%04x): 0x%08x\n"
> > +		"\tstats(%04x): 0x%08x\n",
> > +		DMA_IRQ_EN(0), readl(sdev->base + DMA_IRQ_EN(0)),
> > +		DMA_IRQ_EN(1), readl(sdev->base + DMA_IRQ_EN(1)),
> > +		DMA_IRQ_STAT(0), readl(sdev->base + DMA_IRQ_STAT(0)),
> > +		DMA_IRQ_STAT(1), readl(sdev->base + DMA_IRQ_STAT(1)),
> > +		DMA_STAT, readl(sdev->base + DMA_STAT));
> > +}
> > +
> > +static inline void sun6i_dma_dump_chan_regs(struct sun6i_dma_dev *sdev,
> > +					    struct sun6i_pchan *pchan)
> > +{
> > +	dev_dbg(sdev->slave.dev, "Chan %d reg: 0x%x\n"
> 
> I'm not sure this is right specifier. For phys_addr_t and dma_addr_t
> consider to use %pa[d]. Please, check entire code for that.

I wasn't aware of these formats, thanks for pointing this out.

> 
> > +		"\t___en(%04x): \t0x%08x\n"
> > +		"\tpause(%04x): \t0x%08x\n"
> > +		"\tstart(%04x): \t0x%08x\n"
> > +		"\t__cfg(%04x): \t0x%08x\n"
> > +		"\t__src(%04x): \t0x%08x\n"
> > +		"\t__dst(%04x): \t0x%08x\n"
> > +		"\tcount(%04x): \t0x%08x\n"
> > +		"\t_para(%04x): \t0x%08x\n\n",
> > +		pchan->idx, __virt_to_phys((unsigned long)pchan->base),
> > +		DMA_CHAN_ENABLE,
> > +		readl(pchan->base + DMA_CHAN_ENABLE),
> > +		DMA_CHAN_PAUSE,
> > +		readl(pchan->base + DMA_CHAN_PAUSE),
> > +		DMA_CHAN_LLI_ADDR,
> > +		readl(pchan->base + DMA_CHAN_LLI_ADDR),
> > +		DMA_CHAN_CUR_CFG,
> > +		readl(pchan->base + DMA_CHAN_CUR_CFG),
> > +		DMA_CHAN_CUR_SRC,
> > +		readl(pchan->base + DMA_CHAN_CUR_SRC),
> > +		DMA_CHAN_CUR_DST,
> > +		readl(pchan->base + DMA_CHAN_CUR_DST),
> > +		DMA_CHAN_CUR_CNT,
> > +		readl(pchan->base + DMA_CHAN_CUR_CNT),
> > +		DMA_CHAN_CUR_PARA,
> > +		readl(pchan->base + DMA_CHAN_CUR_PARA));
> > +}
> > +
> > +static inline u8 convert_burst(u8 maxburst)
> > +{
> > +	if (maxburst == 1 || maxburst > 16)
> > +		return 0;
> > +
> > +	return fls(maxburst) - 1;
> > +}
> > +
> > +static inline u8 convert_buswidth(enum dma_slave_buswidth addr_width)
> > +{
> > +	switch (addr_width) {
> > +	case DMA_SLAVE_BUSWIDTH_2_BYTES:
> > +		return 1;
> > +	case DMA_SLAVE_BUSWIDTH_4_BYTES:
> > +		return 2;
> > +	default:
> > +		return 0;
> > +	}
> > +}
> > +
> > +static void *sun6i_dma_lli_add(struct sun6i_dma_lli *prev,
> > +			       struct sun6i_dma_lli *next,
> > +			       dma_addr_t next_phy,
> > +			       struct sun6i_desc *txd)
> > +{
> > +	if ((!prev && !txd) || !next)
> > +		return NULL;
> > +
> > +	if (!prev) {
> > +		txd->p_lli = next_phy;
> > +		txd->v_lli = next;
> > +	} else {
> > +		prev->p_lli_next = next_phy;
> > +		prev->v_lli_next = next;
> > +	}
> > +
> > +	next->p_lli_next = LLI_LAST_ITEM;
> > +	next->v_lli_next = NULL;
> > +
> > +	return next;
> > +}
> > +
> > +static inline void sun6i_dma_cfg_lli(struct sun6i_dma_lli *lli,
> > +				     dma_addr_t src,
> > +				     dma_addr_t dst, u32 len,
> > +				     struct dma_slave_config *config)
> > +{
> > +	u32 src_width, dst_width, src_burst, dst_burst;
> > +
> > +	if (!config)
> > +		return;
> > +
> > +	src_burst = convert_burst(config->src_maxburst);
> > +	dst_burst = convert_burst(config->dst_maxburst);
> > +
> > +	src_width = convert_buswidth(config->src_addr_width);
> > +	dst_width = convert_buswidth(config->dst_addr_width);
> > +
> > +	lli->cfg = DMA_CHAN_CFG_SRC_BURST(src_burst) |
> > +		DMA_CHAN_CFG_SRC_WIDTH(src_width) |
> > +		DMA_CHAN_CFG_DST_BURST(dst_burst) |
> > +		DMA_CHAN_CFG_DST_WIDTH(dst_width);
> > +
> > +	lli->src = src;
> > +	lli->dst = dst;
> > +	lli->len = len;
> > +	lli->para = NORMAL_WAIT;
> > +
> > +}
> > +
> > +static inline void sun6i_dma_dump_lli(struct sun6i_vchan *vchan,
> > +				      struct sun6i_dma_lli *lli)
> > +{
> > +	dev_dbg(chan2dev(&vchan->vc.chan),
> > +		"\n\tdesc:   p - 0x%08x v - 0x%08x\n"
> > +		"\t\tc - 0x%08x s - 0x%08x d - 0x%08x\n"
> > +		"\t\tl - 0x%08x p - 0x%08x n - 0x%08x\n",
> > +		__virt_to_phys((unsigned long)lli), (u32)lli,
> > +		lli->cfg, lli->src, lli->dst,
> > +		lli->len, lli->para, lli->p_lli_next);
> > +}
> > +
> > +static void sun6i_dma_free_desc(struct virt_dma_desc *vd)
> > +{
> > +	struct sun6i_desc *txd = to_sun6i_desc(&vd->tx);
> > +	struct sun6i_dma_dev *sdev = to_sun6i_dma_dev(vd->tx.chan->device);
> > +	struct sun6i_dma_lli *v_lli, *v_next;
> > +	dma_addr_t p_lli, p_next;
> > +
> > +	if (unlikely(!txd))
> > +		return;
> > +
> > +	p_lli = txd->p_lli;
> > +	v_lli = txd->v_lli;
> > +
> > +	while (v_lli) {
> > +		v_next = v_lli->v_lli_next;
> > +		p_next = v_lli->p_lli_next;
> > +
> > +		dma_pool_free(sdev->pool, v_lli, p_lli);
> > +
> > +		v_lli = v_next;
> > +		p_lli = p_next;
> > +	}
> > +
> > +	kfree(txd);
> > +}
> > +
> > +static int sun6i_dma_terminate_all(struct sun6i_vchan *vchan)
> > +{
> > +	struct sun6i_dma_dev *sdev = to_sun6i_dma_dev(vchan->vc.chan.device);
> > +	struct sun6i_pchan *pchan = vchan->phy;
> > +	unsigned long flags;
> > +	LIST_HEAD(head);
> > +
> > +	spin_lock(&sdev->lock);
> > +	list_del_init(&vchan->node);
> > +	spin_unlock(&sdev->lock);
> > +
> > +	spin_lock_irqsave(&vchan->vc.lock, flags);
> > +
> > +	vchan_get_all_descriptors(&vchan->vc, &head);
> > +
> > +	if (pchan) {
> > +		writel(DMA_CHAN_ENABLE_STOP, pchan->base + DMA_CHAN_ENABLE);
> > +		writel(DMA_CHAN_PAUSE_RESUME, pchan->base + DMA_CHAN_PAUSE);
> > +
> > +		vchan->phy = NULL;
> > +		pchan->vchan = NULL;
> > +		pchan->desc = NULL;
> > +		pchan->done = NULL;
> > +	}
> > +
> > +	spin_unlock_irqrestore(&vchan->vc.lock, flags);
> > +
> > +	vchan_dma_desc_free_list(&vchan->vc, &head);
> > +
> > +	return 0;
> > +}
> > +
> > +static int sun6i_dma_start_desc(struct sun6i_vchan *vchan)
> > +{
> > +	struct sun6i_dma_dev *sdev = to_sun6i_dma_dev(vchan->vc.chan.device);
> > +	struct virt_dma_desc *desc = vchan_next_desc(&vchan->vc);
> > +	struct sun6i_pchan *pchan = vchan->phy;
> > +	u32 irq_val, irq_reg, irq_offset;
> > +
> > +	if (!pchan)
> > +		return -EAGAIN;
> > +
> > +	if (!desc) {
> > +		pchan->desc = NULL;
> > +		pchan->done = NULL;
> > +		return -EAGAIN;
> > +	}
> > +
> > +	list_del(&desc->node);
> > +
> > +	pchan->desc = to_sun6i_desc(&desc->tx);
> > +	pchan->done = NULL;
> > +
> > +	sun6i_dma_dump_lli(vchan, pchan->desc->v_lli);
> > +
> > +	irq_reg = pchan->idx / DMA_IRQ_CHAN_NR;
> > +	irq_offset = pchan->idx % DMA_IRQ_CHAN_NR;
> > +
> > +	irq_val = readl(sdev->base + DMA_IRQ_EN(irq_offset));
> > +	irq_val |= DMA_IRQ_QUEUE << (irq_offset * DMA_IRQ_CHAN_WIDTH);
> > +	writel(irq_val, sdev->base + DMA_IRQ_EN(irq_offset));
> > +
> > +	writel(pchan->desc->p_lli, pchan->base + DMA_CHAN_LLI_ADDR);
> > +	writel(DMA_CHAN_ENABLE_START, pchan->base + DMA_CHAN_ENABLE);
> > +
> > +	sun6i_dma_dump_com_regs(sdev);
> > +	sun6i_dma_dump_chan_regs(sdev, pchan);
> > +
> > +	return 0;
> > +}
> > +
> > +static void sun6i_dma_tasklet(unsigned long data)
> > +{
> > +	struct sun6i_dma_dev *sdev = (struct sun6i_dma_dev *)data;
> > +	struct sun6i_vchan *vchan;
> > +	struct sun6i_pchan *pchan;
> > +	unsigned int pchan_alloc = 0;
> > +	unsigned int pchan_idx;
> > +
> > +	list_for_each_entry(vchan, &sdev->slave.channels, vc.chan.device_node) {
> > +		spin_lock_irq(&vchan->vc.lock);
> > +
> > +		pchan = vchan->phy;
> > +
> > +		if (pchan && pchan->done) {
> > +			if (sun6i_dma_start_desc(vchan)) {
> > +				/*
> > +				 * No current txd associated with this channel
> > +				 */
> > +				dev_dbg(sdev->slave.dev, "pchan %u: free\n",
> > +					pchan->idx);
> > +
> > +				/* Mark this channel free */
> > +				vchan->phy = NULL;
> > +				pchan->vchan = NULL;
> > +			}
> > +		}
> > +		spin_unlock_irq(&vchan->vc.lock);
> > +	}
> > +
> > +	spin_lock_irq(&sdev->lock);
> > +	for (pchan_idx = 0; pchan_idx < NR_MAX_CHANNELS; pchan_idx++) {
> > +		pchan = &sdev->pchans[pchan_idx];
> > +
> > +		if (pchan->vchan == NULL && !list_empty(&sdev->pending)) {
> > +			vchan = list_first_entry(&sdev->pending,
> > +						 struct sun6i_vchan, node);
> > +
> > +			/* Remove from pending channels */
> > +			list_del_init(&vchan->node);
> > +			pchan_alloc |= BIT(pchan_idx);
> > +
> > +			/* Mark this channel allocated */
> > +			pchan->vchan = vchan;
> > +			vchan->phy = pchan;
> > +			dev_dbg(sdev->slave.dev, "pchan %u: alloc vchan %p\n",
> > +				pchan->idx, &vchan->vc);
> > +		}
> > +	}
> > +	spin_unlock_irq(&sdev->lock);
> > +
> > +	for (pchan_idx = 0; pchan_idx < NR_MAX_CHANNELS; pchan_idx++) {
> > +		if (pchan_alloc & BIT(pchan_idx)) {
> > +			pchan = sdev->pchans + pchan_idx;
> > +			vchan = pchan->vchan;
> > +			if (vchan) {
> > +				spin_lock_irq(&vchan->vc.lock);
> > +				sun6i_dma_start_desc(vchan);
> > +				spin_unlock_irq(&vchan->vc.lock);
> > +			}
> > +		}
> > +	}
> > +}
> > +
> > +static irqreturn_t sun6i_dma_interrupt(int irq, void *dev_id)
> > +{
> > +	struct sun6i_dma_dev *sdev = (struct sun6i_dma_dev *)dev_id;
> > +	struct sun6i_vchan *vchan;
> > +	struct sun6i_pchan *pchan;
> > +	int i, j, ret = IRQ_NONE;
> > +	u32 status;
> > +
> > +	for (i = 0; i < 2; i++) {
> > +		status = readl(sdev->base + DMA_IRQ_STAT(i));
> > +		if (!status)
> > +			continue;
> > +
> > +		dev_dbg(sdev->slave.dev, "DMA irq status %s: 0x%x\n",
> > +			i ? "high" : "low", status);
> > +
> > +		writel(status, sdev->base + DMA_IRQ_STAT(i));
> > +
> > +		for (j = 0; (j < 8) && status; j++) {
> > +			if (status & DMA_IRQ_QUEUE) {
> > +				pchan = sdev->pchans + j;
> > +				vchan = pchan->vchan;
> > +
> > +				if (vchan) {
> > +					unsigned long flags;
> > +
> > +					spin_lock_irqsave(&vchan->vc.lock,
> > +							  flags);
> > +					vchan_cookie_complete(&pchan->desc->vd);
> > +					pchan->done = pchan->desc;
> > +					spin_unlock_irqrestore(&vchan->vc.lock,
> > +							       flags);
> > +				}
> > +			}
> > +
> > +			status = status >> 4;
> > +		}
> > +
> > +		tasklet_schedule(&sdev->task);
> > +		ret = IRQ_HANDLED;
> > +	}
> > +
> > +	return ret;
> > +}
> > +
> > +static struct dma_async_tx_descriptor *sun6i_dma_prep_dma_memcpy(
> > +		struct dma_chan *chan, dma_addr_t dest, dma_addr_t src,
> > +		size_t len, unsigned long flags)
> > +{
> > +	struct sun6i_dma_dev *sdev = to_sun6i_dma_dev(chan->device);
> > +	struct sun6i_vchan *vchan = to_sun6i_vchan(chan);
> > +	struct dma_slave_config *sconfig = &vchan->cfg;
> > +	struct sun6i_dma_lli *v_lli;
> > +	struct sun6i_desc *txd;
> > +	dma_addr_t p_lli;
> > +
> > +	dev_dbg(chan2dev(chan),
> > +		"%s; chan: %d, dest: 0x%08x, src: 0x%08x, len: 0x%08x. flags: 0x%08lx\n",
> > +		__func__, vchan->vc.chan.chan_id, dest, src, len, flags);
> > +
> > +	if (!len)
> > +		return NULL;
> > +
> > +	txd = kzalloc(sizeof(*txd), GFP_NOWAIT);
> > +	if (!txd)
> > +		return NULL;
> > +
> > +	v_lli = dma_pool_alloc(sdev->pool, GFP_NOWAIT, &p_lli);
> > +	if (!v_lli) {
> > +		dev_err(sdev->slave.dev, "Failed to alloc lli memory\n");
> > +		kfree(txd);
> > +		return NULL;
> > +	}
> > +
> > +	sun6i_dma_cfg_lli(v_lli, src, dest, len, sconfig);
> > +	v_lli->cfg |= DMA_CHAN_CFG_SRC_DRQ(DRQ_SDRAM) |
> > +		DMA_CHAN_CFG_DST_DRQ(DRQ_SDRAM) |
> > +		DMA_CHAN_CFG_DST_LINEAR_MODE |
> > +		DMA_CHAN_CFG_SRC_LINEAR_MODE;
> > +
> > +	sun6i_dma_lli_add(NULL, v_lli, p_lli, txd);
> > +
> > +	sun6i_dma_dump_lli(vchan, v_lli);
> > +
> > +	return vchan_tx_prep(&vchan->vc, &txd->vd, flags);
> > +}
> > +
> > +static struct dma_async_tx_descriptor *sun6i_dma_prep_slave_sg(
> > +		struct dma_chan *chan, struct scatterlist *sgl,
> > +		unsigned int sg_len, enum dma_transfer_direction dir,
> > +		unsigned long flags, void *context)
> > +{
> > +	struct sun6i_dma_dev *sdev = to_sun6i_dma_dev(chan->device);
> > +	struct sun6i_vchan *vchan = to_sun6i_vchan(chan);
> > +	struct dma_slave_config *sconfig = &vchan->cfg;
> > +	struct sun6i_dma_lli *v_lli, *prev = NULL;
> > +	struct sun6i_desc *txd;
> > +	struct scatterlist *sg;
> > +	dma_addr_t p_lli;
> > +	int i;
> > +
> > +	if (!sgl)
> > +		return NULL;
> > +
> > +	txd = kzalloc(sizeof(*txd), GFP_NOWAIT);
> > +	if (!txd)
> > +		return NULL;
> > +
> > +	for_each_sg(sgl, sg, sg_len, i) {
> > +		v_lli = dma_pool_alloc(sdev->pool, GFP_NOWAIT, &p_lli);
> > +		if (!v_lli) {
> > +			kfree(txd);
> > +			return NULL;
> > +		}
> > +
> > +		if (dir == DMA_MEM_TO_DEV) {
> > +			sun6i_dma_cfg_lli(v_lli, sg_dma_address(sg),
> > +					  sconfig->dst_addr, sg_dma_len(sg),
> > +					  sconfig);
> > +			v_lli->cfg |= DMA_CHAN_CFG_DST_IO_MODE |
> > +				DMA_CHAN_CFG_SRC_LINEAR_MODE |
> > +				DMA_CHAN_CFG_SRC_DRQ(DRQ_SDRAM) |
> > +				DMA_CHAN_CFG_DST_DRQ(vchan->port);
> > +
> > +			dev_dbg(chan2dev(chan), "%s; chan: %d, dest: 0x%08x, "
> > +				"src: 0x%08x, len: 0x%08x. flags: 0x%08lx\n",
> > +				__func__, vchan->vc.chan.chan_id,
> > +				sconfig->dst_addr, sg_dma_address(sg),
> > +				sg_dma_len(sg), flags);
> > +
> > +		} else if (dir == DMA_DEV_TO_MEM) {
> > +			sun6i_dma_cfg_lli(v_lli, sconfig->src_addr,
> > +					  sg_dma_address(sg), sg_dma_len(sg),
> > +					  sconfig);
> > +			v_lli->cfg |= DMA_CHAN_CFG_DST_LINEAR_MODE |
> > +				DMA_CHAN_CFG_SRC_IO_MODE |
> > +				DMA_CHAN_CFG_DST_DRQ(DRQ_SDRAM) |
> > +				DMA_CHAN_CFG_SRC_DRQ(vchan->port);
> > +
> > +			dev_dbg(chan2dev(chan), "%s; chan: %d, dest: 0x%08x, "
> > +				"src: 0x%08x, len: 0x%08x. flags: 0x%08lx\n",
> > +				__func__, vchan->vc.chan.chan_id,
> > +				sg_dma_address(sg), sconfig->src_addr,
> > +				sg_dma_len(sg), flags);
> > +		}
> > +
> > +		prev = sun6i_dma_lli_add(prev, v_lli, p_lli, txd);
> > +	}
> > +
> > +#ifdef DEBUG
> > +	dev_dbg(chan2dev(chan), "First: 0x%08x\n", txd->p_lli);
> > +	for (prev = txd->v_lli; prev != NULL; prev = prev->v_lli_next)
> > +		sun6i_dma_dump_lli(vchan, prev);
> > +#endif
> > +
> > +	return vchan_tx_prep(&vchan->vc, &txd->vd, flags);
> > +}
> > +
> > +static int sun6i_dma_control(struct dma_chan *chan, enum dma_ctrl_cmd cmd,
> > +		       unsigned long arg)
> > +{
> > +	struct sun6i_dma_dev *sdev = to_sun6i_dma_dev(chan->device);
> > +	struct sun6i_vchan *vchan = to_sun6i_vchan(chan);
> > +	struct sun6i_pchan *pchan = vchan->phy;
> > +	unsigned long flags;
> > +	int ret = 0;
> > +
> > +	switch (cmd) {
> > +	case DMA_RESUME:
> > +		dev_dbg(chan2dev(chan), "vchan %p: resume\n", &vchan->vc);
> > +
> > +		spin_lock_irqsave(&vchan->vc.lock, flags);
> > +
> > +		if (pchan) {
> > +			writel(DMA_CHAN_PAUSE_RESUME,
> > +			       pchan->base + DMA_CHAN_PAUSE);
> > +		} else if (!list_empty(&vchan->vc.desc_issued)) {
> > +			spin_lock(&sdev->lock);
> > +			list_add_tail(&vchan->node, &sdev->pending);
> > +			spin_unlock(&sdev->lock);
> > +		}
> > +
> > +		spin_unlock_irqrestore(&vchan->vc.lock, flags);
> > +		break;
> > +
> > +	case DMA_PAUSE:
> > +		dev_dbg(chan2dev(chan), "vchan %p: pause\n", &vchan->vc);
> > +
> > +		if (pchan) {
> > +			writel(DMA_CHAN_PAUSE_PAUSE,
> > +			       pchan->base + DMA_CHAN_PAUSE);
> > +		} else {
> > +			spin_lock(&sdev->lock);
> > +			list_del_init(&vchan->node);
> > +			spin_unlock(&sdev->lock);
> > +		}
> > +		break;
> > +
> > +	case DMA_TERMINATE_ALL:
> > +		ret = sun6i_dma_terminate_all(vchan);
> > +		break;
> > +	case DMA_SLAVE_CONFIG:
> > +		memcpy(&vchan->cfg, (struct dma_slave_config *)arg,
> > +		       sizeof(struct dma_slave_config));
> > +		break;
> > +	default:
> > +		ret = -ENXIO;
> > +		break;
> > +	}
> > +	return ret;
> > +}
> > +
> > +static enum dma_status sun6i_dma_tx_status(struct dma_chan *chan,
> > +					   dma_cookie_t cookie,
> > +					   struct dma_tx_state *state)
> > +{
> > +	struct sun6i_vchan *vchan = to_sun6i_vchan(chan);
> > +	struct sun6i_pchan *pchan = vchan->phy;
> > +	struct sun6i_dma_lli *lli;
> > +	struct virt_dma_desc *vd;
> > +	struct sun6i_desc *txd;
> > +	enum dma_status ret;
> > +	unsigned long flags;
> > +	size_t bytes = 0;
> > +
> > +	ret = dma_cookie_status(chan, cookie, state);
> > +	if (ret == DMA_COMPLETE)
> > +		return ret;
> > +
> > +	spin_lock_irqsave(&vchan->vc.lock, flags);
> > +
> > +	vd = vchan_find_desc(&vchan->vc, cookie);
> > +	txd = to_sun6i_desc(&vd->tx);
> > +
> > +	if (vd) {
> > +		for (lli = txd->v_lli; lli != NULL; lli = lli->v_lli_next)
> > +			bytes += lli->len;
> > +	} else if (!pchan || !pchan->desc) {
> > +		bytes = 0;
> > +	} else {
> > +		bytes = readl(pchan->base + DMA_CHAN_CUR_CNT);
> > +	}
> > +
> > +	spin_unlock_irqrestore(&vchan->vc.lock, flags);
> > +
> > +	dma_set_residue(state, bytes);
> > +
> > +	return ret;
> > +}
> > +
> > +static void sun6i_dma_issue_pending(struct dma_chan *chan)
> > +{
> > +	struct sun6i_dma_dev *sdev = to_sun6i_dma_dev(chan->device);
> > +	struct sun6i_vchan *vchan = to_sun6i_vchan(chan);
> > +	unsigned long flags;
> > +
> > +	spin_lock_irqsave(&vchan->vc.lock, flags);
> > +
> > +	if (vchan_issue_pending(&vchan->vc)) {
> > +		spin_lock(&sdev->lock);
> > +
> > +		if (!vchan->phy) {
> > +			if (list_empty(&vchan->node)) {
> > +				list_add_tail(&vchan->node, &sdev->pending);
> > +				tasklet_schedule(&sdev->task);
> > +				dev_dbg(chan2dev(chan), "vchan %p: issued\n",
> > +					&vchan->vc);
> > +			}
> > +		}
> > +
> > +		spin_unlock(&sdev->lock);
> > +	} else {
> > +		dev_dbg(chan2dev(chan), "vchan %p: nothing to issue\n",
> > +			&vchan->vc);
> > +	}
> > +
> > +	spin_unlock_irqrestore(&vchan->vc.lock, flags);
> > +}
> > +
> > +static int sun6i_dma_alloc_chan_resources(struct dma_chan *chan)
> > +{
> > +	return 0;
> > +}
> > +
> > +static void sun6i_dma_free_chan_resources(struct dma_chan *chan)
> > +{
> > +	struct sun6i_dma_dev *sdev = to_sun6i_dma_dev(chan->device);
> > +	struct sun6i_vchan *vchan = to_sun6i_vchan(chan);
> > +	unsigned long flags;
> > +
> > +	spin_lock_irqsave(&sdev->lock, flags);
> > +	list_del_init(&vchan->node);
> > +	spin_unlock_irqrestore(&sdev->lock, flags);
> > +
> > +	vchan_free_chan_resources(&vchan->vc);
> > +}
> > +
> > +static inline void sun6i_dma_free(struct sun6i_dma_dev *sdc)
> > +{
> > +	int i;
> > +
> > +	for (i = 0; i < NR_MAX_VCHANS; i++) {
> > +		struct sun6i_vchan *vchan = &sdc->vchans[i];
> > +
> > +		list_del(&vchan->vc.chan.device_node);
> > +		tasklet_kill(&vchan->vc.task);
> > +	}
> > +
> > +	tasklet_kill(&sdc->task);
> > +}
> > +
> > +static struct dma_chan *sun6i_dma_of_xlate(struct of_phandle_args *dma_spec,
> > +					   struct of_dma *ofdma)
> > +{
> > +	struct sun6i_dma_dev *sdev = ofdma->of_dma_data;
> > +	struct sun6i_vchan *vchan;
> > +	struct dma_chan *chan;
> > +	u8 port = dma_spec->args[0];
> > +
> > +	if (port > NR_MAX_REQUESTS)
> > +		return NULL;
> > +
> > +	chan = dma_get_any_slave_channel(&sdev->slave);
> > +	if (!chan)
> > +		return NULL;
> > +
> > +	vchan = to_sun6i_vchan(chan);
> > +	vchan->port = port;
> > +
> > +	return chan;
> > +}
> > +
> > +static int sun6i_dma_probe(struct platform_device *pdev)
> > +{
> > +	struct sun6i_dma_dev *sdc;
> > +	struct resource *res;
> > +	int irq;
> > +	int ret, i;
> > +
> > +	sdc = devm_kzalloc(&pdev->dev, sizeof(*sdc), GFP_KERNEL);
> > +	if (!sdc)
> > +		return -ENOMEM;
> > +
> > +	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
> > +	sdc->base = devm_ioremap_resource(&pdev->dev, res);
> > +	if (IS_ERR(sdc->base))
> > +		return PTR_ERR(sdc->base);
> > +
> > +	irq = platform_get_irq(pdev, 0);
> > +	ret = devm_request_irq(&pdev->dev, irq, sun6i_dma_interrupt, 0,
> > +			       dev_name(&pdev->dev), sdc);
> > +	if (ret) {
> > +		dev_err(&pdev->dev, "Cannot request IRQ\n");
> > +		return ret;
> > +	}
> > +
> > +	sdc->clk = devm_clk_get(&pdev->dev, NULL);
> > +	if (IS_ERR(sdc->clk)) {
> > +		dev_err(&pdev->dev, "No clock specified\n");
> > +		return PTR_ERR(sdc->clk);
> > +	}
> > +
> > +	sdc->rstc = devm_reset_control_get(&pdev->dev, NULL);
> > +	if (IS_ERR(sdc->rstc)) {
> > +		dev_err(&pdev->dev, "No reset controller specified\n");
> > +		return PTR_ERR(sdc->rstc);
> > +	}
> > +
> > +	sdc->pool = dmam_pool_create(dev_name(&pdev->dev), &pdev->dev,
> > +				     sizeof(struct sun6i_dma_lli), 4, 0);
> > +	if (!sdc->pool) {
> > +		dev_err(&pdev->dev, "No memory for descriptors dma pool\n");
> > +		return -ENOMEM;
> > +	}
> > +
> > +	platform_set_drvdata(pdev, sdc);
> > +	INIT_LIST_HEAD(&sdc->pending);
> > +	spin_lock_init(&sdc->lock);
> > +
> > +	dma_cap_set(DMA_PRIVATE, sdc->slave.cap_mask);
> > +	dma_cap_set(DMA_MEMCPY, sdc->slave.cap_mask);
> > +	dma_cap_set(DMA_SLAVE, sdc->slave.cap_mask);
> > +
> > +	INIT_LIST_HEAD(&sdc->slave.channels);
> > +	sdc->slave.device_alloc_chan_resources	= sun6i_dma_alloc_chan_resources;
> > +	sdc->slave.device_free_chan_resources	= sun6i_dma_free_chan_resources;
> > +	sdc->slave.device_tx_status		= sun6i_dma_tx_status;
> > +	sdc->slave.device_issue_pending		= sun6i_dma_issue_pending;
> > +	sdc->slave.device_prep_slave_sg		= sun6i_dma_prep_slave_sg;
> > +	sdc->slave.device_prep_dma_memcpy	= sun6i_dma_prep_dma_memcpy;
> > +	sdc->slave.device_control		= sun6i_dma_control;
> > +	sdc->slave.chancnt			= NR_MAX_VCHANS;
> > +
> > +	sdc->slave.dev = &pdev->dev;
> > +
> > +	sdc->pchans = devm_kzalloc(&pdev->dev,
> > +				   NR_MAX_CHANNELS * sizeof(struct sun6i_pchan),
> > +				   GFP_KERNEL);
> 
> Sorry, forgot to mention devm_kcalloc. It suits better here.
> 
> > +	if (!sdc->pchans)
> > +		return -ENOMEM;
> > +
> > +	sdc->vchans = devm_kzalloc(&pdev->dev,
> > +				   NR_MAX_VCHANS * sizeof(struct sun6i_vchan),
> > +				   GFP_KERNEL);
> 
> And here.

Right. Will fix.

> 
> > +	if (!sdc->vchans)
> > +		return -ENOMEM;
> > +
> > +	tasklet_init(&sdc->task, sun6i_dma_tasklet, (unsigned long)sdc);
> > +
> > +	for (i = 0; i < NR_MAX_CHANNELS; i++) {
> > +		struct sun6i_pchan *pchan = &sdc->pchans[i];
> > +
> > +		pchan->idx = i;
> > +		pchan->base = sdc->base + 0x100 + i * 0x40;
> > +	}
> > +
> > +	for (i = 0; i < NR_MAX_VCHANS; i++) {
> > +		struct sun6i_vchan *vchan = &sdc->vchans[i];
> > +
> > +		INIT_LIST_HEAD(&vchan->node);
> > +		vchan->vc.desc_free = sun6i_dma_free_desc;
> > +		vchan_init(&vchan->vc, &sdc->slave);
> > +	}
> > +
> > +	ret = reset_control_deassert(sdc->rstc);
> > +	if (ret) {
> > +		dev_err(&pdev->dev, "Couldn't deassert the device from reset\n");
> > +		goto err_chan_free;
> > +	}
> > +
> > +	ret = clk_prepare_enable(sdc->clk);
> > +	if (ret) {
> > +		dev_err(&pdev->dev, "Couldn't enable the clock\n");
> > +		goto err_reset_assert;
> > +	}
> > +
> > +	ret = dma_async_device_register(&sdc->slave);
> > +	if (ret) {
> > +		dev_warn(&pdev->dev, "Failed to register DMA engine device\n");
> > +		goto err_clk_disable;
> > +	}
> > +
> > +	ret = of_dma_controller_register(pdev->dev.of_node, sun6i_dma_of_xlate,
> > +					 sdc);
> > +	if (ret) {
> > +		dev_err(&pdev->dev, "of_dma_controller_register failed\n");
> > +		goto err_dma_unregister;
> > +	}
> > +
> > +	return 0;
> > +
> > +err_dma_unregister:
> > +	dma_async_device_unregister(&sdc->slave);
> > +err_clk_disable:
> > +	clk_disable_unprepare(sdc->clk);
> > +err_reset_assert:
> > +	reset_control_assert(sdc->rstc);
> > +err_chan_free:
> > +	sun6i_dma_free(sdc);
> > +	return ret;
> > +}
> > +
> > +static int sun6i_dma_remove(struct platform_device *pdev)
> > +{
> > +	struct sun6i_dma_dev *sdc = platform_get_drvdata(pdev);
> > +
> > +	of_dma_controller_free(pdev->dev.of_node);
> > +	dma_async_device_unregister(&sdc->slave);
> > +
> > +	clk_disable_unprepare(sdc->clk);
> > +	reset_control_assert(sdc->rstc);
> > +
> > +	sun6i_dma_free(sdc);
> > +
> > +	return 0;
> > +}
> > +
> > +static struct of_device_id sun6i_dma_match[] = {
> > +	{ .compatible = "allwinner,sun6i-a31-dma" }
> > +};
> > +
> > +static struct platform_driver sun6i_dma_driver = {
> > +	.probe		= sun6i_dma_probe,
> > +	.remove		= sun6i_dma_remove,
> > +	.driver = {
> > +		.name		= "sun6i-dma",
> > +		.of_match_table	= sun6i_dma_match,
> > +	},
> > +};
> > +module_platform_driver(sun6i_dma_driver);
> > +
> > +MODULE_DESCRIPTION("Allwinner A31 DMA Controller Driver");
> > +MODULE_AUTHOR("Sugar <shuge@allwinnertech.com>");
> > +MODULE_AUTHOR("Maxime Ripard <maxime.ripard@free-electrons.com>");
> > +MODULE_LICENSE("GPL");

Thanks!
Maxime
diff mbox

Patch

diff --git a/Documentation/devicetree/bindings/dma/sun6i-dma.txt b/Documentation/devicetree/bindings/dma/sun6i-dma.txt
new file mode 100644
index 0000000..5d7c86d
--- /dev/null
+++ b/Documentation/devicetree/bindings/dma/sun6i-dma.txt
@@ -0,0 +1,45 @@ 
+Allwinner A31 DMA Controller
+
+This driver follows the generic DMA bindings defined in dma.txt.
+
+Required properties:
+
+- compatible:	Must be "allwinner,sun6i-a31-dma"
+- reg:		Should contain the registers base address and length
+- interrupts:	Should contain a reference to the interrupt used by this device
+- clocks:	Should contain a reference to the parent AHB clock
+- resets:	Should contain a reference to the reset controller asserting
+	  	this device in reset
+- #dma-cells :	Should be 1, a single cell holding a line request number
+
+Example:
+	dma: dma-controller@01c02000 {
+		compatible = "allwinner,sun6i-a31-dma";
+		reg = <0x01c02000 0x1000>;
+		interrupts = <0 50 4>;
+		clocks = <&ahb1_gates 6>;
+		resets = <&ahb1_rst 6>;
+		#dma-cells = <1>;
+	};
+
+Clients:
+
+DMA clients connected to the A31 DMA controller must use the format
+described in the dma.txt file, using a two-cell specifier for each
+channel: a phandle plus one integer cells.
+The two cells in order are:
+
+1. A phandle pointing to the DMA controller.
+2. The port ID as specified in the datasheet
+
+Example:
+spi2: spi@01c6a000 {
+	compatible = "allwinner,sun6i-a31-spi";
+	reg = <0x01c6a000 0x1000>;
+	interrupts = <0 67 4>;
+	clocks = <&ahb1_gates 22>, <&spi2_clk>;
+	clock-names = "ahb", "mod";
+	dmas = <&dma 25>, <&dma 25>;
+	dma-names = "rx", "tx";
+	resets = <&ahb1_rst 22>;
+};
diff --git a/drivers/dma/Kconfig b/drivers/dma/Kconfig
index 605b016..7923697 100644
--- a/drivers/dma/Kconfig
+++ b/drivers/dma/Kconfig
@@ -351,6 +351,14 @@  config MOXART_DMA
 	help
 	  Enable support for the MOXA ART SoC DMA controller.
 
+config DMA_SUN6I
+	tristate "Allwinner A31 SoCs DMA support"
+	depends on ARCH_SUNXI
+	select DMA_ENGINE
+	select DMA_VIRTUAL_CHANNELS
+	help
+	  Support for the DMA engine for Allwinner A31 SoCs.
+
 config DMA_ENGINE
 	bool
 
diff --git a/drivers/dma/Makefile b/drivers/dma/Makefile
index a029d0f4..18cdbad 100644
--- a/drivers/dma/Makefile
+++ b/drivers/dma/Makefile
@@ -44,3 +44,4 @@  obj-$(CONFIG_DMA_JZ4740) += dma-jz4740.o
 obj-$(CONFIG_TI_CPPI41) += cppi41.o
 obj-$(CONFIG_K3_DMA) += k3dma.o
 obj-$(CONFIG_MOXART_DMA) += moxart-dma.o
+obj-$(CONFIG_DMA_SUN6I) += sun6i-dma.o
diff --git a/drivers/dma/sun6i-dma.c b/drivers/dma/sun6i-dma.c
new file mode 100644
index 0000000..ba852f0
--- /dev/null
+++ b/drivers/dma/sun6i-dma.c
@@ -0,0 +1,959 @@ 
+/*
+ * Copyright (C) 2013-2014 Allwinner Tech Co., Ltd
+ * Author: Sugar <shuge@allwinnertech.com>
+ *
+ * Copyright (C) 2014 Maxime Ripard
+ * Maxime Ripard <maxime.ripard@free-electrons.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ */
+
+#include <linux/clk.h>
+#include <linux/delay.h>
+#include <linux/dmaengine.h>
+#include <linux/dmapool.h>
+#include <linux/interrupt.h>
+#include <linux/module.h>
+#include <linux/of_dma.h>
+#include <linux/platform_device.h>
+#include <linux/reset.h>
+#include <linux/slab.h>
+#include <linux/types.h>
+
+#include "virt-dma.h"
+
+/*
+ * There's 16 physical channels that can work in parallel.
+ *
+ * However we have 30 different endpoints for our requests.
+ *
+ * Since the channels are able to handle only an unidirectional
+ * transfer, we need to allocate more virtual channels so that
+ * everyone can grab one channel.
+ *
+ * Some devices can't work in both direction (mostly because it
+ * wouldn't make sense), so we have a bit fewer virtual channels than
+ * 2 channels per endpoints.
+ */
+
+#define NR_MAX_CHANNELS		16
+#define NR_MAX_REQUESTS		30
+#define NR_MAX_VCHANS		53
+
+/*
+ * Common registers
+ */
+#define DMA_IRQ_EN(x)		((x) * 0x04)
+#define DMA_IRQ_HALF			BIT(0)
+#define DMA_IRQ_PKG			BIT(1)
+#define DMA_IRQ_QUEUE			BIT(2)
+
+#define DMA_IRQ_CHAN_NR			8
+#define DMA_IRQ_CHAN_WIDTH		4
+
+
+#define DMA_IRQ_STAT(x)		((x) * 0x04 + 0x10)
+
+#define DMA_STAT		0x30
+
+/*
+ * Channels specific registers
+ */
+#define DMA_CHAN_ENABLE		0x00
+#define DMA_CHAN_ENABLE_START		BIT(0)
+#define DMA_CHAN_ENABLE_STOP		0
+
+#define DMA_CHAN_PAUSE		0x04
+#define DMA_CHAN_PAUSE_PAUSE		BIT(1)
+#define DMA_CHAN_PAUSE_RESUME		0
+
+#define DMA_CHAN_LLI_ADDR	0x08
+
+#define DMA_CHAN_CUR_CFG	0x0c
+#define DMA_CHAN_CFG_SRC_DRQ(x)		((x) & 0x1f)
+#define DMA_CHAN_CFG_SRC_IO_MODE	BIT(5)
+#define DMA_CHAN_CFG_SRC_LINEAR_MODE	(0 << 5)
+#define DMA_CHAN_CFG_SRC_BURST(x)	(((x) & 0x3) << 7)
+#define DMA_CHAN_CFG_SRC_WIDTH(x)	(((x) & 0x3) << 9)
+
+#define DMA_CHAN_CFG_DST_DRQ(x)		(DMA_CHAN_CFG_SRC_DRQ(x) << 16)
+#define DMA_CHAN_CFG_DST_IO_MODE	(DMA_CHAN_CFG_SRC_IO_MODE << 16)
+#define DMA_CHAN_CFG_DST_LINEAR_MODE	(DMA_CHAN_CFG_SRC_LINEAR_MODE << 16)
+#define DMA_CHAN_CFG_DST_BURST(x)	(DMA_CHAN_CFG_SRC_BURST(x) << 16)
+#define DMA_CHAN_CFG_DST_WIDTH(x)	(DMA_CHAN_CFG_SRC_WIDTH(x) << 16)
+
+#define DMA_CHAN_CUR_SRC	0x10
+
+#define DMA_CHAN_CUR_DST	0x14
+
+#define DMA_CHAN_CUR_CNT	0x18
+
+#define DMA_CHAN_CUR_PARA	0x1c
+
+
+/*
+ * Various hardware related defines
+ */
+#define LLI_LAST_ITEM	0xfffff800
+#define NORMAL_WAIT	8
+#define DRQ_SDRAM	1
+
+/*
+ * Hardware representation of the LLI
+ *
+ * The hardware will be fed the physical address of this structure,
+ * and read its content in order to start the transfer.
+ */
+struct sun6i_dma_lli {
+	u32			cfg;
+	u32			src;
+	u32			dst;
+	u32			len;
+	u32			para;
+	u32			p_lli_next;
+	struct sun6i_dma_lli	*v_lli_next;
+} __packed;
+
+
+struct sun6i_desc {
+	struct virt_dma_desc	vd;
+	dma_addr_t		p_lli;
+	struct sun6i_dma_lli	*v_lli;
+};
+
+struct sun6i_pchan {
+	u32			idx;
+	void __iomem		*base;
+	struct sun6i_vchan	*vchan;
+	struct sun6i_desc	*desc;
+	struct sun6i_desc	*done;
+};
+
+struct sun6i_vchan {
+	struct virt_dma_chan	vc;
+	struct list_head	node;
+	struct dma_slave_config	cfg;
+	struct sun6i_pchan	*phy;
+	u8			port;
+};
+
+struct sun6i_dma_dev {
+	struct dma_device	slave;
+	void __iomem		*base;
+	struct clk		*clk;
+	struct reset_control	*rstc;
+	spinlock_t		lock;
+	struct tasklet_struct	task;
+	struct list_head	pending;
+	struct dma_pool		*pool;
+	struct sun6i_pchan	*pchans;
+	struct sun6i_vchan	*vchans;
+};
+
+static struct device *chan2dev(struct dma_chan *chan)
+{
+	return &chan->dev->device;
+}
+
+static inline struct sun6i_dma_dev *to_sun6i_dma_dev(struct dma_device *d)
+{
+	return container_of(d, struct sun6i_dma_dev, slave);
+}
+
+static inline struct sun6i_vchan *to_sun6i_vchan(struct dma_chan *chan)
+{
+	return container_of(chan, struct sun6i_vchan, vc.chan);
+}
+
+static inline struct sun6i_desc *
+to_sun6i_desc(struct dma_async_tx_descriptor *tx)
+{
+	return container_of(tx, struct sun6i_desc, vd.tx);
+}
+
+static inline void sun6i_dma_dump_com_regs(struct sun6i_dma_dev *sdev)
+{
+	dev_dbg(sdev->slave.dev, "Common register:\n"
+		"\tmask0(%04x): 0x%08x\n"
+		"\tmask1(%04x): 0x%08x\n"
+		"\tpend0(%04x): 0x%08x\n"
+		"\tpend1(%04x): 0x%08x\n"
+		"\tstats(%04x): 0x%08x\n",
+		DMA_IRQ_EN(0), readl(sdev->base + DMA_IRQ_EN(0)),
+		DMA_IRQ_EN(1), readl(sdev->base + DMA_IRQ_EN(1)),
+		DMA_IRQ_STAT(0), readl(sdev->base + DMA_IRQ_STAT(0)),
+		DMA_IRQ_STAT(1), readl(sdev->base + DMA_IRQ_STAT(1)),
+		DMA_STAT, readl(sdev->base + DMA_STAT));
+}
+
+static inline void sun6i_dma_dump_chan_regs(struct sun6i_dma_dev *sdev,
+					    struct sun6i_pchan *pchan)
+{
+	dev_dbg(sdev->slave.dev, "Chan %d reg: 0x%x\n"
+		"\t___en(%04x): \t0x%08x\n"
+		"\tpause(%04x): \t0x%08x\n"
+		"\tstart(%04x): \t0x%08x\n"
+		"\t__cfg(%04x): \t0x%08x\n"
+		"\t__src(%04x): \t0x%08x\n"
+		"\t__dst(%04x): \t0x%08x\n"
+		"\tcount(%04x): \t0x%08x\n"
+		"\t_para(%04x): \t0x%08x\n\n",
+		pchan->idx, __virt_to_phys((unsigned long)pchan->base),
+		DMA_CHAN_ENABLE,
+		readl(pchan->base + DMA_CHAN_ENABLE),
+		DMA_CHAN_PAUSE,
+		readl(pchan->base + DMA_CHAN_PAUSE),
+		DMA_CHAN_LLI_ADDR,
+		readl(pchan->base + DMA_CHAN_LLI_ADDR),
+		DMA_CHAN_CUR_CFG,
+		readl(pchan->base + DMA_CHAN_CUR_CFG),
+		DMA_CHAN_CUR_SRC,
+		readl(pchan->base + DMA_CHAN_CUR_SRC),
+		DMA_CHAN_CUR_DST,
+		readl(pchan->base + DMA_CHAN_CUR_DST),
+		DMA_CHAN_CUR_CNT,
+		readl(pchan->base + DMA_CHAN_CUR_CNT),
+		DMA_CHAN_CUR_PARA,
+		readl(pchan->base + DMA_CHAN_CUR_PARA));
+}
+
+static inline u8 convert_burst(u8 maxburst)
+{
+	if (maxburst == 1 || maxburst > 16)
+		return 0;
+
+	return fls(maxburst) - 1;
+}
+
+static inline u8 convert_buswidth(enum dma_slave_buswidth addr_width)
+{
+	switch (addr_width) {
+	case DMA_SLAVE_BUSWIDTH_2_BYTES:
+		return 1;
+	case DMA_SLAVE_BUSWIDTH_4_BYTES:
+		return 2;
+	default:
+		return 0;
+	}
+}
+
+static void *sun6i_dma_lli_add(struct sun6i_dma_lli *prev,
+			       struct sun6i_dma_lli *next,
+			       dma_addr_t next_phy,
+			       struct sun6i_desc *txd)
+{
+	if ((!prev && !txd) || !next)
+		return NULL;
+
+	if (!prev) {
+		txd->p_lli = next_phy;
+		txd->v_lli = next;
+	} else {
+		prev->p_lli_next = next_phy;
+		prev->v_lli_next = next;
+	}
+
+	next->p_lli_next = LLI_LAST_ITEM;
+	next->v_lli_next = NULL;
+
+	return next;
+}
+
+static inline void sun6i_dma_cfg_lli(struct sun6i_dma_lli *lli,
+				     dma_addr_t src,
+				     dma_addr_t dst, u32 len,
+				     struct dma_slave_config *config)
+{
+	u32 src_width, dst_width, src_burst, dst_burst;
+
+	if (!config)
+		return;
+
+	src_burst = convert_burst(config->src_maxburst);
+	dst_burst = convert_burst(config->dst_maxburst);
+
+	src_width = convert_buswidth(config->src_addr_width);
+	dst_width = convert_buswidth(config->dst_addr_width);
+
+	lli->cfg = DMA_CHAN_CFG_SRC_BURST(src_burst) |
+		DMA_CHAN_CFG_SRC_WIDTH(src_width) |
+		DMA_CHAN_CFG_DST_BURST(dst_burst) |
+		DMA_CHAN_CFG_DST_WIDTH(dst_width);
+
+	lli->src = src;
+	lli->dst = dst;
+	lli->len = len;
+	lli->para = NORMAL_WAIT;
+
+}
+
+static inline void sun6i_dma_dump_lli(struct sun6i_vchan *vchan,
+				      struct sun6i_dma_lli *lli)
+{
+	dev_dbg(chan2dev(&vchan->vc.chan),
+		"\n\tdesc:   p - 0x%08x v - 0x%08x\n"
+		"\t\tc - 0x%08x s - 0x%08x d - 0x%08x\n"
+		"\t\tl - 0x%08x p - 0x%08x n - 0x%08x\n",
+		__virt_to_phys((unsigned long)lli), (u32)lli,
+		lli->cfg, lli->src, lli->dst,
+		lli->len, lli->para, lli->p_lli_next);
+}
+
+static void sun6i_dma_free_desc(struct virt_dma_desc *vd)
+{
+	struct sun6i_desc *txd = to_sun6i_desc(&vd->tx);
+	struct sun6i_dma_dev *sdev = to_sun6i_dma_dev(vd->tx.chan->device);
+	struct sun6i_dma_lli *v_lli, *v_next;
+	dma_addr_t p_lli, p_next;
+
+	if (unlikely(!txd))
+		return;
+
+	p_lli = txd->p_lli;
+	v_lli = txd->v_lli;
+
+	while (v_lli) {
+		v_next = v_lli->v_lli_next;
+		p_next = v_lli->p_lli_next;
+
+		dma_pool_free(sdev->pool, v_lli, p_lli);
+
+		v_lli = v_next;
+		p_lli = p_next;
+	}
+
+	kfree(txd);
+}
+
+static int sun6i_dma_terminate_all(struct sun6i_vchan *vchan)
+{
+	struct sun6i_dma_dev *sdev = to_sun6i_dma_dev(vchan->vc.chan.device);
+	struct sun6i_pchan *pchan = vchan->phy;
+	unsigned long flags;
+	LIST_HEAD(head);
+
+	spin_lock(&sdev->lock);
+	list_del_init(&vchan->node);
+	spin_unlock(&sdev->lock);
+
+	spin_lock_irqsave(&vchan->vc.lock, flags);
+
+	vchan_get_all_descriptors(&vchan->vc, &head);
+
+	if (pchan) {
+		writel(DMA_CHAN_ENABLE_STOP, pchan->base + DMA_CHAN_ENABLE);
+		writel(DMA_CHAN_PAUSE_RESUME, pchan->base + DMA_CHAN_PAUSE);
+
+		vchan->phy = NULL;
+		pchan->vchan = NULL;
+		pchan->desc = NULL;
+		pchan->done = NULL;
+	}
+
+	spin_unlock_irqrestore(&vchan->vc.lock, flags);
+
+	vchan_dma_desc_free_list(&vchan->vc, &head);
+
+	return 0;
+}
+
+static int sun6i_dma_start_desc(struct sun6i_vchan *vchan)
+{
+	struct sun6i_dma_dev *sdev = to_sun6i_dma_dev(vchan->vc.chan.device);
+	struct virt_dma_desc *desc = vchan_next_desc(&vchan->vc);
+	struct sun6i_pchan *pchan = vchan->phy;
+	u32 irq_val, irq_reg, irq_offset;
+
+	if (!pchan)
+		return -EAGAIN;
+
+	if (!desc) {
+		pchan->desc = NULL;
+		pchan->done = NULL;
+		return -EAGAIN;
+	}
+
+	list_del(&desc->node);
+
+	pchan->desc = to_sun6i_desc(&desc->tx);
+	pchan->done = NULL;
+
+	sun6i_dma_dump_lli(vchan, pchan->desc->v_lli);
+
+	irq_reg = pchan->idx / DMA_IRQ_CHAN_NR;
+	irq_offset = pchan->idx % DMA_IRQ_CHAN_NR;
+
+	irq_val = readl(sdev->base + DMA_IRQ_EN(irq_offset));
+	irq_val |= DMA_IRQ_QUEUE << (irq_offset * DMA_IRQ_CHAN_WIDTH);
+	writel(irq_val, sdev->base + DMA_IRQ_EN(irq_offset));
+
+	writel(pchan->desc->p_lli, pchan->base + DMA_CHAN_LLI_ADDR);
+	writel(DMA_CHAN_ENABLE_START, pchan->base + DMA_CHAN_ENABLE);
+
+	sun6i_dma_dump_com_regs(sdev);
+	sun6i_dma_dump_chan_regs(sdev, pchan);
+
+	return 0;
+}
+
+static void sun6i_dma_tasklet(unsigned long data)
+{
+	struct sun6i_dma_dev *sdev = (struct sun6i_dma_dev *)data;
+	struct sun6i_vchan *vchan;
+	struct sun6i_pchan *pchan;
+	unsigned int pchan_alloc = 0;
+	unsigned int pchan_idx;
+
+	list_for_each_entry(vchan, &sdev->slave.channels, vc.chan.device_node) {
+		spin_lock_irq(&vchan->vc.lock);
+
+		pchan = vchan->phy;
+
+		if (pchan && pchan->done) {
+			if (sun6i_dma_start_desc(vchan)) {
+				/*
+				 * No current txd associated with this channel
+				 */
+				dev_dbg(sdev->slave.dev, "pchan %u: free\n",
+					pchan->idx);
+
+				/* Mark this channel free */
+				vchan->phy = NULL;
+				pchan->vchan = NULL;
+			}
+		}
+		spin_unlock_irq(&vchan->vc.lock);
+	}
+
+	spin_lock_irq(&sdev->lock);
+	for (pchan_idx = 0; pchan_idx < NR_MAX_CHANNELS; pchan_idx++) {
+		pchan = &sdev->pchans[pchan_idx];
+
+		if (pchan->vchan == NULL && !list_empty(&sdev->pending)) {
+			vchan = list_first_entry(&sdev->pending,
+						 struct sun6i_vchan, node);
+
+			/* Remove from pending channels */
+			list_del_init(&vchan->node);
+			pchan_alloc |= BIT(pchan_idx);
+
+			/* Mark this channel allocated */
+			pchan->vchan = vchan;
+			vchan->phy = pchan;
+			dev_dbg(sdev->slave.dev, "pchan %u: alloc vchan %p\n",
+				pchan->idx, &vchan->vc);
+		}
+	}
+	spin_unlock_irq(&sdev->lock);
+
+	for (pchan_idx = 0; pchan_idx < NR_MAX_CHANNELS; pchan_idx++) {
+		if (pchan_alloc & BIT(pchan_idx)) {
+			pchan = sdev->pchans + pchan_idx;
+			vchan = pchan->vchan;
+			if (vchan) {
+				spin_lock_irq(&vchan->vc.lock);
+				sun6i_dma_start_desc(vchan);
+				spin_unlock_irq(&vchan->vc.lock);
+			}
+		}
+	}
+}
+
+static irqreturn_t sun6i_dma_interrupt(int irq, void *dev_id)
+{
+	struct sun6i_dma_dev *sdev = (struct sun6i_dma_dev *)dev_id;
+	struct sun6i_vchan *vchan;
+	struct sun6i_pchan *pchan;
+	int i, j, ret = IRQ_NONE;
+	u32 status;
+
+	for (i = 0; i < 2; i++) {
+		status = readl(sdev->base + DMA_IRQ_STAT(i));
+		if (!status)
+			continue;
+
+		dev_dbg(sdev->slave.dev, "DMA irq status %s: 0x%x\n",
+			i ? "high" : "low", status);
+
+		writel(status, sdev->base + DMA_IRQ_STAT(i));
+
+		for (j = 0; (j < 8) && status; j++) {
+			if (status & DMA_IRQ_QUEUE) {
+				pchan = sdev->pchans + j;
+				vchan = pchan->vchan;
+
+				if (vchan) {
+					unsigned long flags;
+
+					spin_lock_irqsave(&vchan->vc.lock,
+							  flags);
+					vchan_cookie_complete(&pchan->desc->vd);
+					pchan->done = pchan->desc;
+					spin_unlock_irqrestore(&vchan->vc.lock,
+							       flags);
+				}
+			}
+
+			status = status >> 4;
+		}
+
+		tasklet_schedule(&sdev->task);
+		ret = IRQ_HANDLED;
+	}
+
+	return ret;
+}
+
+static struct dma_async_tx_descriptor *sun6i_dma_prep_dma_memcpy(
+		struct dma_chan *chan, dma_addr_t dest, dma_addr_t src,
+		size_t len, unsigned long flags)
+{
+	struct sun6i_dma_dev *sdev = to_sun6i_dma_dev(chan->device);
+	struct sun6i_vchan *vchan = to_sun6i_vchan(chan);
+	struct dma_slave_config *sconfig = &vchan->cfg;
+	struct sun6i_dma_lli *v_lli;
+	struct sun6i_desc *txd;
+	dma_addr_t p_lli;
+
+	dev_dbg(chan2dev(chan),
+		"%s; chan: %d, dest: 0x%08x, src: 0x%08x, len: 0x%08x. flags: 0x%08lx\n",
+		__func__, vchan->vc.chan.chan_id, dest, src, len, flags);
+
+	if (!len)
+		return NULL;
+
+	txd = kzalloc(sizeof(*txd), GFP_NOWAIT);
+	if (!txd)
+		return NULL;
+
+	v_lli = dma_pool_alloc(sdev->pool, GFP_NOWAIT, &p_lli);
+	if (!v_lli) {
+		dev_err(sdev->slave.dev, "Failed to alloc lli memory\n");
+		kfree(txd);
+		return NULL;
+	}
+
+	sun6i_dma_cfg_lli(v_lli, src, dest, len, sconfig);
+	v_lli->cfg |= DMA_CHAN_CFG_SRC_DRQ(DRQ_SDRAM) |
+		DMA_CHAN_CFG_DST_DRQ(DRQ_SDRAM) |
+		DMA_CHAN_CFG_DST_LINEAR_MODE |
+		DMA_CHAN_CFG_SRC_LINEAR_MODE;
+
+	sun6i_dma_lli_add(NULL, v_lli, p_lli, txd);
+
+	sun6i_dma_dump_lli(vchan, v_lli);
+
+	return vchan_tx_prep(&vchan->vc, &txd->vd, flags);
+}
+
+static struct dma_async_tx_descriptor *sun6i_dma_prep_slave_sg(
+		struct dma_chan *chan, struct scatterlist *sgl,
+		unsigned int sg_len, enum dma_transfer_direction dir,
+		unsigned long flags, void *context)
+{
+	struct sun6i_dma_dev *sdev = to_sun6i_dma_dev(chan->device);
+	struct sun6i_vchan *vchan = to_sun6i_vchan(chan);
+	struct dma_slave_config *sconfig = &vchan->cfg;
+	struct sun6i_dma_lli *v_lli, *prev = NULL;
+	struct sun6i_desc *txd;
+	struct scatterlist *sg;
+	dma_addr_t p_lli;
+	int i;
+
+	if (!sgl)
+		return NULL;
+
+	txd = kzalloc(sizeof(*txd), GFP_NOWAIT);
+	if (!txd)
+		return NULL;
+
+	for_each_sg(sgl, sg, sg_len, i) {
+		v_lli = dma_pool_alloc(sdev->pool, GFP_NOWAIT, &p_lli);
+		if (!v_lli) {
+			kfree(txd);
+			return NULL;
+		}
+
+		if (dir == DMA_MEM_TO_DEV) {
+			sun6i_dma_cfg_lli(v_lli, sg_dma_address(sg),
+					  sconfig->dst_addr, sg_dma_len(sg),
+					  sconfig);
+			v_lli->cfg |= DMA_CHAN_CFG_DST_IO_MODE |
+				DMA_CHAN_CFG_SRC_LINEAR_MODE |
+				DMA_CHAN_CFG_SRC_DRQ(DRQ_SDRAM) |
+				DMA_CHAN_CFG_DST_DRQ(vchan->port);
+
+			dev_dbg(chan2dev(chan), "%s; chan: %d, dest: 0x%08x, "
+				"src: 0x%08x, len: 0x%08x. flags: 0x%08lx\n",
+				__func__, vchan->vc.chan.chan_id,
+				sconfig->dst_addr, sg_dma_address(sg),
+				sg_dma_len(sg), flags);
+
+		} else if (dir == DMA_DEV_TO_MEM) {
+			sun6i_dma_cfg_lli(v_lli, sconfig->src_addr,
+					  sg_dma_address(sg), sg_dma_len(sg),
+					  sconfig);
+			v_lli->cfg |= DMA_CHAN_CFG_DST_LINEAR_MODE |
+				DMA_CHAN_CFG_SRC_IO_MODE |
+				DMA_CHAN_CFG_DST_DRQ(DRQ_SDRAM) |
+				DMA_CHAN_CFG_SRC_DRQ(vchan->port);
+
+			dev_dbg(chan2dev(chan), "%s; chan: %d, dest: 0x%08x, "
+				"src: 0x%08x, len: 0x%08x. flags: 0x%08lx\n",
+				__func__, vchan->vc.chan.chan_id,
+				sg_dma_address(sg), sconfig->src_addr,
+				sg_dma_len(sg), flags);
+		}
+
+		prev = sun6i_dma_lli_add(prev, v_lli, p_lli, txd);
+	}
+
+#ifdef DEBUG
+	dev_dbg(chan2dev(chan), "First: 0x%08x\n", txd->p_lli);
+	for (prev = txd->v_lli; prev != NULL; prev = prev->v_lli_next)
+		sun6i_dma_dump_lli(vchan, prev);
+#endif
+
+	return vchan_tx_prep(&vchan->vc, &txd->vd, flags);
+}
+
+static int sun6i_dma_control(struct dma_chan *chan, enum dma_ctrl_cmd cmd,
+		       unsigned long arg)
+{
+	struct sun6i_dma_dev *sdev = to_sun6i_dma_dev(chan->device);
+	struct sun6i_vchan *vchan = to_sun6i_vchan(chan);
+	struct sun6i_pchan *pchan = vchan->phy;
+	unsigned long flags;
+	int ret = 0;
+
+	switch (cmd) {
+	case DMA_RESUME:
+		dev_dbg(chan2dev(chan), "vchan %p: resume\n", &vchan->vc);
+
+		spin_lock_irqsave(&vchan->vc.lock, flags);
+
+		if (pchan) {
+			writel(DMA_CHAN_PAUSE_RESUME,
+			       pchan->base + DMA_CHAN_PAUSE);
+		} else if (!list_empty(&vchan->vc.desc_issued)) {
+			spin_lock(&sdev->lock);
+			list_add_tail(&vchan->node, &sdev->pending);
+			spin_unlock(&sdev->lock);
+		}
+
+		spin_unlock_irqrestore(&vchan->vc.lock, flags);
+		break;
+
+	case DMA_PAUSE:
+		dev_dbg(chan2dev(chan), "vchan %p: pause\n", &vchan->vc);
+
+		if (pchan) {
+			writel(DMA_CHAN_PAUSE_PAUSE,
+			       pchan->base + DMA_CHAN_PAUSE);
+		} else {
+			spin_lock(&sdev->lock);
+			list_del_init(&vchan->node);
+			spin_unlock(&sdev->lock);
+		}
+		break;
+
+	case DMA_TERMINATE_ALL:
+		ret = sun6i_dma_terminate_all(vchan);
+		break;
+	case DMA_SLAVE_CONFIG:
+		memcpy(&vchan->cfg, (struct dma_slave_config *)arg,
+		       sizeof(struct dma_slave_config));
+		break;
+	default:
+		ret = -ENXIO;
+		break;
+	}
+	return ret;
+}
+
+static enum dma_status sun6i_dma_tx_status(struct dma_chan *chan,
+					   dma_cookie_t cookie,
+					   struct dma_tx_state *state)
+{
+	struct sun6i_vchan *vchan = to_sun6i_vchan(chan);
+	struct sun6i_pchan *pchan = vchan->phy;
+	struct sun6i_dma_lli *lli;
+	struct virt_dma_desc *vd;
+	struct sun6i_desc *txd;
+	enum dma_status ret;
+	unsigned long flags;
+	size_t bytes = 0;
+
+	ret = dma_cookie_status(chan, cookie, state);
+	if (ret == DMA_COMPLETE)
+		return ret;
+
+	spin_lock_irqsave(&vchan->vc.lock, flags);
+
+	vd = vchan_find_desc(&vchan->vc, cookie);
+	txd = to_sun6i_desc(&vd->tx);
+
+	if (vd) {
+		for (lli = txd->v_lli; lli != NULL; lli = lli->v_lli_next)
+			bytes += lli->len;
+	} else if (!pchan || !pchan->desc) {
+		bytes = 0;
+	} else {
+		bytes = readl(pchan->base + DMA_CHAN_CUR_CNT);
+	}
+
+	spin_unlock_irqrestore(&vchan->vc.lock, flags);
+
+	dma_set_residue(state, bytes);
+
+	return ret;
+}
+
+static void sun6i_dma_issue_pending(struct dma_chan *chan)
+{
+	struct sun6i_dma_dev *sdev = to_sun6i_dma_dev(chan->device);
+	struct sun6i_vchan *vchan = to_sun6i_vchan(chan);
+	unsigned long flags;
+
+	spin_lock_irqsave(&vchan->vc.lock, flags);
+
+	if (vchan_issue_pending(&vchan->vc)) {
+		spin_lock(&sdev->lock);
+
+		if (!vchan->phy) {
+			if (list_empty(&vchan->node)) {
+				list_add_tail(&vchan->node, &sdev->pending);
+				tasklet_schedule(&sdev->task);
+				dev_dbg(chan2dev(chan), "vchan %p: issued\n",
+					&vchan->vc);
+			}
+		}
+
+		spin_unlock(&sdev->lock);
+	} else {
+		dev_dbg(chan2dev(chan), "vchan %p: nothing to issue\n",
+			&vchan->vc);
+	}
+
+	spin_unlock_irqrestore(&vchan->vc.lock, flags);
+}
+
+static int sun6i_dma_alloc_chan_resources(struct dma_chan *chan)
+{
+	return 0;
+}
+
+static void sun6i_dma_free_chan_resources(struct dma_chan *chan)
+{
+	struct sun6i_dma_dev *sdev = to_sun6i_dma_dev(chan->device);
+	struct sun6i_vchan *vchan = to_sun6i_vchan(chan);
+	unsigned long flags;
+
+	spin_lock_irqsave(&sdev->lock, flags);
+	list_del_init(&vchan->node);
+	spin_unlock_irqrestore(&sdev->lock, flags);
+
+	vchan_free_chan_resources(&vchan->vc);
+}
+
+static inline void sun6i_dma_free(struct sun6i_dma_dev *sdc)
+{
+	int i;
+
+	for (i = 0; i < NR_MAX_VCHANS; i++) {
+		struct sun6i_vchan *vchan = &sdc->vchans[i];
+
+		list_del(&vchan->vc.chan.device_node);
+		tasklet_kill(&vchan->vc.task);
+	}
+
+	tasklet_kill(&sdc->task);
+}
+
+static struct dma_chan *sun6i_dma_of_xlate(struct of_phandle_args *dma_spec,
+					   struct of_dma *ofdma)
+{
+	struct sun6i_dma_dev *sdev = ofdma->of_dma_data;
+	struct sun6i_vchan *vchan;
+	struct dma_chan *chan;
+	u8 port = dma_spec->args[0];
+
+	if (port > NR_MAX_REQUESTS)
+		return NULL;
+
+	chan = dma_get_any_slave_channel(&sdev->slave);
+	if (!chan)
+		return NULL;
+
+	vchan = to_sun6i_vchan(chan);
+	vchan->port = port;
+
+	return chan;
+}
+
+static int sun6i_dma_probe(struct platform_device *pdev)
+{
+	struct sun6i_dma_dev *sdc;
+	struct resource *res;
+	int irq;
+	int ret, i;
+
+	sdc = devm_kzalloc(&pdev->dev, sizeof(*sdc), GFP_KERNEL);
+	if (!sdc)
+		return -ENOMEM;
+
+	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
+	sdc->base = devm_ioremap_resource(&pdev->dev, res);
+	if (IS_ERR(sdc->base))
+		return PTR_ERR(sdc->base);
+
+	irq = platform_get_irq(pdev, 0);
+	ret = devm_request_irq(&pdev->dev, irq, sun6i_dma_interrupt, 0,
+			       dev_name(&pdev->dev), sdc);
+	if (ret) {
+		dev_err(&pdev->dev, "Cannot request IRQ\n");
+		return ret;
+	}
+
+	sdc->clk = devm_clk_get(&pdev->dev, NULL);
+	if (IS_ERR(sdc->clk)) {
+		dev_err(&pdev->dev, "No clock specified\n");
+		return PTR_ERR(sdc->clk);
+	}
+
+	sdc->rstc = devm_reset_control_get(&pdev->dev, NULL);
+	if (IS_ERR(sdc->rstc)) {
+		dev_err(&pdev->dev, "No reset controller specified\n");
+		return PTR_ERR(sdc->rstc);
+	}
+
+	sdc->pool = dmam_pool_create(dev_name(&pdev->dev), &pdev->dev,
+				     sizeof(struct sun6i_dma_lli), 4, 0);
+	if (!sdc->pool) {
+		dev_err(&pdev->dev, "No memory for descriptors dma pool\n");
+		return -ENOMEM;
+	}
+
+	platform_set_drvdata(pdev, sdc);
+	INIT_LIST_HEAD(&sdc->pending);
+	spin_lock_init(&sdc->lock);
+
+	dma_cap_set(DMA_PRIVATE, sdc->slave.cap_mask);
+	dma_cap_set(DMA_MEMCPY, sdc->slave.cap_mask);
+	dma_cap_set(DMA_SLAVE, sdc->slave.cap_mask);
+
+	INIT_LIST_HEAD(&sdc->slave.channels);
+	sdc->slave.device_alloc_chan_resources	= sun6i_dma_alloc_chan_resources;
+	sdc->slave.device_free_chan_resources	= sun6i_dma_free_chan_resources;
+	sdc->slave.device_tx_status		= sun6i_dma_tx_status;
+	sdc->slave.device_issue_pending		= sun6i_dma_issue_pending;
+	sdc->slave.device_prep_slave_sg		= sun6i_dma_prep_slave_sg;
+	sdc->slave.device_prep_dma_memcpy	= sun6i_dma_prep_dma_memcpy;
+	sdc->slave.device_control		= sun6i_dma_control;
+	sdc->slave.chancnt			= NR_MAX_VCHANS;
+
+	sdc->slave.dev = &pdev->dev;
+
+	sdc->pchans = devm_kzalloc(&pdev->dev,
+				   NR_MAX_CHANNELS * sizeof(struct sun6i_pchan),
+				   GFP_KERNEL);
+	if (!sdc->pchans)
+		return -ENOMEM;
+
+	sdc->vchans = devm_kzalloc(&pdev->dev,
+				   NR_MAX_VCHANS * sizeof(struct sun6i_vchan),
+				   GFP_KERNEL);
+	if (!sdc->vchans)
+		return -ENOMEM;
+
+	tasklet_init(&sdc->task, sun6i_dma_tasklet, (unsigned long)sdc);
+
+	for (i = 0; i < NR_MAX_CHANNELS; i++) {
+		struct sun6i_pchan *pchan = &sdc->pchans[i];
+
+		pchan->idx = i;
+		pchan->base = sdc->base + 0x100 + i * 0x40;
+	}
+
+	for (i = 0; i < NR_MAX_VCHANS; i++) {
+		struct sun6i_vchan *vchan = &sdc->vchans[i];
+
+		INIT_LIST_HEAD(&vchan->node);
+		vchan->vc.desc_free = sun6i_dma_free_desc;
+		vchan_init(&vchan->vc, &sdc->slave);
+	}
+
+	ret = reset_control_deassert(sdc->rstc);
+	if (ret) {
+		dev_err(&pdev->dev, "Couldn't deassert the device from reset\n");
+		goto err_chan_free;
+	}
+
+	ret = clk_prepare_enable(sdc->clk);
+	if (ret) {
+		dev_err(&pdev->dev, "Couldn't enable the clock\n");
+		goto err_reset_assert;
+	}
+
+	ret = dma_async_device_register(&sdc->slave);
+	if (ret) {
+		dev_warn(&pdev->dev, "Failed to register DMA engine device\n");
+		goto err_clk_disable;
+	}
+
+	ret = of_dma_controller_register(pdev->dev.of_node, sun6i_dma_of_xlate,
+					 sdc);
+	if (ret) {
+		dev_err(&pdev->dev, "of_dma_controller_register failed\n");
+		goto err_dma_unregister;
+	}
+
+	return 0;
+
+err_dma_unregister:
+	dma_async_device_unregister(&sdc->slave);
+err_clk_disable:
+	clk_disable_unprepare(sdc->clk);
+err_reset_assert:
+	reset_control_assert(sdc->rstc);
+err_chan_free:
+	sun6i_dma_free(sdc);
+	return ret;
+}
+
+static int sun6i_dma_remove(struct platform_device *pdev)
+{
+	struct sun6i_dma_dev *sdc = platform_get_drvdata(pdev);
+
+	of_dma_controller_free(pdev->dev.of_node);
+	dma_async_device_unregister(&sdc->slave);
+
+	clk_disable_unprepare(sdc->clk);
+	reset_control_assert(sdc->rstc);
+
+	sun6i_dma_free(sdc);
+
+	return 0;
+}
+
+static struct of_device_id sun6i_dma_match[] = {
+	{ .compatible = "allwinner,sun6i-a31-dma" }
+};
+
+static struct platform_driver sun6i_dma_driver = {
+	.probe		= sun6i_dma_probe,
+	.remove		= sun6i_dma_remove,
+	.driver = {
+		.name		= "sun6i-dma",
+		.of_match_table	= sun6i_dma_match,
+	},
+};
+module_platform_driver(sun6i_dma_driver);
+
+MODULE_DESCRIPTION("Allwinner A31 DMA Controller Driver");
+MODULE_AUTHOR("Sugar <shuge@allwinnertech.com>");
+MODULE_AUTHOR("Maxime Ripard <maxime.ripard@free-electrons.com>");
+MODULE_LICENSE("GPL");