From patchwork Mon Mar 13 15:06:38 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: M'boumba Cedric Madianga X-Patchwork-Id: 9621279 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id 9E00260414 for ; Mon, 13 Mar 2017 15:07:16 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 8FF5D26E51 for ; Mon, 13 Mar 2017 15:07:16 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 84C5B27813; Mon, 13 Mar 2017 15:07:16 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-6.3 required=2.0 tests=BAYES_00, DKIM_ADSP_CUSTOM_MED, DKIM_SIGNED, FREEMAIL_FROM, RCVD_IN_DNSWL_HI, RCVD_IN_SORBS_SPAM, T_DKIM_INVALID autolearn=ham version=3.3.1 Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 22B5226E51 for ; Mon, 13 Mar 2017 15:07:14 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752941AbdCMPHH (ORCPT ); Mon, 13 Mar 2017 11:07:07 -0400 Received: from mail-wm0-f67.google.com ([74.125.82.67]:35507 "EHLO mail-wm0-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751667AbdCMPGz (ORCPT ); Mon, 13 Mar 2017 11:06:55 -0400 Received: by mail-wm0-f67.google.com with SMTP id z63so10342739wmg.2; Mon, 13 Mar 2017 08:06:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=ZwpryjR6h21OPya8n5QSzQ8StJ5FT4idqZ+xP6a2DZU=; b=KYWVXGt08t5i7tjciOu+tMXAk/FWrvqlIbarmNAGHnt99ilUAhglUqdh+ngfS+obcy YvSiuqQfXyRc8qiunYOAI20JczrMBRMNzbxH42K0jgOtc/Qbf2i+gsM/ulqV1Qc39N5h sN4i+WitxLROlaIFjQ/uDnN8fFZmTUW5O5rKzjAOZ+sjbFojKwxWXcYZzAcZhW7UrWqy ieP+b8C2P6/QdtJ2nxTIDeB4h8PIPHe1bYUITFb9eS5paDQ+AhYtJQQEA46uKf0qS5rm UlRXH4GD5i47qaaZ7uNxJnYgkXoxOSaTX/FYytwr+LnCrqKrwYsFM2yS1+h9hNQrO1mq wtWQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=ZwpryjR6h21OPya8n5QSzQ8StJ5FT4idqZ+xP6a2DZU=; b=WqIIM7QEZYbtXrNVr0hf73a8+IUGbAvGWVHdsaYpLzKkH7gUZ0SLRuCkPn0OzyyOx8 jNyvG2YVyZ/1tSjSsBIlTme8JrdBq63GZFbRlMfq9WsynDLDnCKH8ROtsrEjpI02sJ08 Zd4NXO90wt03nMXBxooYa2cBV0KG/+Q9qTJB7b1bos1XuMu4+vk5SAcAiXsPEDvzMR8b EZIkhGUo80GrQwM6Ci9Oc5RNAw402PfWHWdch3i0Olu9vUvCxO4o2VSrHtwbaayM3mi2 Pr+ZMrTZIj8WjKrwuk4+4v+b3qeM+Nv+7JJN3CHSagojtl7eRMsCMBGMVYF2SqJO3/+c vU/Q== X-Gm-Message-State: AFeK/H2CIas8aE4qV9Fqk0X/+6NGQvy6qnscXBNgdsOoc0KS1xGQ+gmewThNS8IHw+/l8g== X-Received: by 10.28.193.193 with SMTP id r184mr10079245wmf.80.1489417612804; Mon, 13 Mar 2017 08:06:52 -0700 (PDT) Received: from lmenx29w.st.com. ([37.171.147.92]) by smtp.gmail.com with ESMTPSA id f48sm25231269wrf.17.2017.03.13.08.06.50 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 13 Mar 2017 08:06:52 -0700 (PDT) From: M'boumba Cedric Madianga To: vinod.koul@intel.com, robh+dt@kernel.org, mark.rutland@arm.com, mcoquelin.stm32@gmail.com, alexandre.torgue@st.com, dan.j.williams@intel.com, dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: M'boumba Cedric Madianga Subject: [PATCH 1/2] dt-bindings: Document the STM32 MDMA bindings Date: Mon, 13 Mar 2017 16:06:38 +0100 Message-Id: <1489417599-31308-2-git-send-email-cedric.madianga@gmail.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1489417599-31308-1-git-send-email-cedric.madianga@gmail.com> References: <1489417599-31308-1-git-send-email-cedric.madianga@gmail.com> Sender: dmaengine-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: dmaengine@vger.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP This patch adds documentation of device tree bindings for the STM32 MDMA controller. Signed-off-by: M'boumba Cedric Madianga Reviewed-by: Ludovic BARRE --- .../devicetree/bindings/dma/stm32-mdma.txt | 94 ++++++++++++++++++++++ 1 file changed, 94 insertions(+) create mode 100644 Documentation/devicetree/bindings/dma/stm32-mdma.txt diff --git a/Documentation/devicetree/bindings/dma/stm32-mdma.txt b/Documentation/devicetree/bindings/dma/stm32-mdma.txt new file mode 100644 index 0000000..26a930c --- /dev/null +++ b/Documentation/devicetree/bindings/dma/stm32-mdma.txt @@ -0,0 +1,94 @@ +* STMicroelectronics STM32 MDMA controller + +The STM32 MDMA is a general-purpose direct memory access controller capable of +supporting 64 independent DMA channels with 256 HW requests. + +Required properties: +- compatible: Should be "st,stm32-mdma" +- reg: Should contain MDMA registers location and length. This should include + all of the per-channel registers. +- interrupts: Should contain the MDMA interrupt. +- clocks: Should contain the input clock of the DMA instance. +- resets: Reference to a reset controller asserting the DMA controller. +- #dma-cells : Must be <5>. See DMA client paragraph for more details. + +Optional properties: +- dma-channels: Number of DMA channels supported by the controller. +- dma-requests: Number of DMA request signals supported by the controller. +- st,ahb-addr-masks: Array of u32 mask to list memory devices addressed via + AHB bus. + +Example: + + mdma1: dma@52000000 { + compatible = "st,stm32-mdma"; + reg = <0x52000000 0x1000>; + interrupts = <122>; + clocks = <&clk_dummy>; + resets = <&rcc 992>; + #dma-cells = <5>; + dma-channels = <16>; + dma-requests = <32>; + st,ahb-addr-masks = <0x20000000>, <0x00000000>; + }; + +* DMA client + +DMA clients connected to the STM32 MDMA controller must use the format +described in the dma.txt file, using a six-cell specifier for each channel: +a phandle to the MDMA controller plus the following five integer cells: + +1. The request line number +2. The priority level + 0x00: Low + 0x01: Medium + 0x10: High + 0x11: Very high +3. A 32bit mask specifying the DMA channel configuration + -bit 0-1: Source increment mode + 0x00: Source address pointer is fixed + 0x10: Source address pointer is incremented after each data transfer + 0x11: Source address pointer is decremented after each data transfer + -bit 2-3: Destination increment mode + 0x00: Destination address pointer is fixed + 0x10: Destination address pointer is incremented after each data + transfer + 0x11: Destination address pointer is decremented after each data + transfer + -bit 8-9: Source increment offset size + 0x00: byte (8bit) + 0x01: half-word (16bit) + 0x10: word (32bit) + 0x11: double-word (64bit) + -bit 10-11: Destination increment offset size + 0x00: byte (8bit) + 0x01: half-word (16bit) + 0x10: word (32bit) + 0x11: double-word (64bit) +-bit 25-18: The number of bytes to be transferred in a single transfer + (min = 1 byte, max = 128 bytes) +-bit 29:28: Trigger Mode + 0x00: Each MDMA request triggers a buffer transfer (max 128 bytes) + 0x01: Each MDMA request triggers a block transfer (max 64K bytes) + 0x10: Each MDMA request triggers a repeated block transfer + 0x11: Each MDMA request triggers a linked list transfer +4. A 32bit value specifying the register to be used to acknowledge the request + if no HW ack signal is used by the MDMA client +5. A 32bit mask specifying the value to be written to acknowledge the request + if no HW ack signal is used by the MDMA client + +Example: + + i2c4: i2c@5c002000 { + compatible = "st,stm32f7-i2c"; + reg = <0x5c002000 0x400>; + interrupts = , + ; + clocks = <&clk_hsi>; + #address-cells = <1>; + #size-cells = <0>; + dmas = <&mdma1 36 0x0 0x40008 0x0 0x0>, + <&mdma1 37 0x0 0x40002 0x0 0x0>; + dma-names = "rx", "tx"; + status = "disabled"; + };