From patchwork Fri May 28 00:49:51 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lizhi Hou X-Patchwork-Id: 12285927 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.9 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,UNWANTED_LANGUAGE_BODY, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id CAA7AC47089 for ; Fri, 28 May 2021 00:52:53 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id A74F3613BF for ; Fri, 28 May 2021 00:52:53 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234391AbhE1Ay0 (ORCPT ); Thu, 27 May 2021 20:54:26 -0400 Received: from mail-bn7nam10on2079.outbound.protection.outlook.com ([40.107.92.79]:44290 "EHLO NAM10-BN7-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S235898AbhE1AyW (ORCPT ); Thu, 27 May 2021 20:54:22 -0400 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=RN4hyfmNXbp0gf9T+I7xvGiiMEOTqm2hXCkv+TlCEwEn5lJgYzu0rq889uvan30UF9C0hLGgY2Im/68RgfUyvyhQN6q3zZSieuNSL+XkOqpIEWbEU5c1hwbAz6vdYp48bNA5jEB0LFLG21vVzfVYr9W8L3zscWjDCuC83N7sPuXuxPLiaZWGD+hczzlJuBFpb7UCWIJAw+GH3wNuRZRFkZlTuWF7l6D4ZN3d2oRtJit/04W4vVcT/K2WZadC66UCnwFQneTqhna7qm712D6XxvbxhWiiCq2gvYFVJB+nBeUMx9FPIH0+XV7Am78ICo+VW7gWUCOgQmkkJxXk5PB6jw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=V9mJsve++LQwM6u/mJHRmEXlxHFFBqypjeFWgYcz4aQ=; b=LmN1XavVvc7QjuknZhaPeCzop2YAxKpjVlE0xWSrC3i/aMHWWaV5U8qjWPF70Hqhi2Lu/J6D0ouQLxyQ3Ou3gXVnIS9KEN5jBRtQWes9gNd1v/oRrWPnODz+lPkdQlMYPUbg7Sfg/IebQBievyiA+q2NT7+JIz2CdmeOwJ9ocSiKzJvrdmghZfeH9R7WcN+De1g7yX7/MfAYvCRnJ6unuJZ6jvfTe//uahAttKdFYpuFye+3L8Nyrj/4cWNnT/EvZw0tlSAw+uQrEAdGwew28t6sj2hWPKFjfuUCGyDKtZktQULfq4jbhR4jY+iRZZJO7DFXfhBeEgtY5uXpiH8ZRw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 149.199.62.198) smtp.rcpttodomain=kernel.org smtp.mailfrom=xilinx.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=xilinx.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=xilinx.onmicrosoft.com; s=selector2-xilinx-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=V9mJsve++LQwM6u/mJHRmEXlxHFFBqypjeFWgYcz4aQ=; b=nzK3SkDq4mpdvuCcG9ePjDCAFROn0ZUVInbXPS+x2nSs97oWC1V+yIktfPE8aHg0tP4nj/CUaUe/LdHivvwcwTcCDDlBEr1oR+7i4JHMq/u0+5zPWB9uF93eMmJXk3TfxuK8Xy/k2giinZp4XogMkgLOoPG4NFrK5dAh9TKDpP8= Received: from SN6PR05CA0004.namprd05.prod.outlook.com (2603:10b6:805:de::17) by BY5PR02MB6242.namprd02.prod.outlook.com (2603:10b6:a03:1fa::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4150.25; Fri, 28 May 2021 00:52:46 +0000 Received: from SN1NAM02FT0014.eop-nam02.prod.protection.outlook.com (2603:10b6:805:de:cafe::36) by SN6PR05CA0004.outlook.office365.com (2603:10b6:805:de::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4195.9 via Frontend Transport; Fri, 28 May 2021 00:52:45 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 149.199.62.198) smtp.mailfrom=xilinx.com; kernel.org; dkim=none (message not signed) header.d=none;kernel.org; dmarc=pass action=none header.from=xilinx.com; Received-SPF: Pass (protection.outlook.com: domain of xilinx.com designates 149.199.62.198 as permitted sender) receiver=protection.outlook.com; client-ip=149.199.62.198; helo=xsj-pvapexch01.xlnx.xilinx.com; Received: from xsj-pvapexch01.xlnx.xilinx.com (149.199.62.198) by SN1NAM02FT0014.mail.protection.outlook.com (10.97.4.112) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.4150.30 via Frontend Transport; Fri, 28 May 2021 00:52:45 +0000 Received: from xsj-pvapexch02.xlnx.xilinx.com (172.19.86.41) by xsj-pvapexch01.xlnx.xilinx.com (172.19.86.40) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2176.2; Thu, 27 May 2021 17:52:32 -0700 Received: from smtp.xilinx.com (172.19.127.96) by xsj-pvapexch02.xlnx.xilinx.com (172.19.86.41) with Microsoft SMTP Server id 15.1.2176.2 via Frontend Transport; Thu, 27 May 2021 17:52:32 -0700 Envelope-to: mdf@kernel.org, robh@kernel.org, trix@redhat.com, devicetree@vger.kernel.org, linux-fpga@vger.kernel.org, linux-kernel@vger.kernel.org Received: from [172.19.73.109] (port=34030 helo=xsj-xw9400.xilinx.com) by smtp.xilinx.com with esmtp (Exim 4.90) (envelope-from ) id 1lmQjo-0003cj-1R; Thu, 27 May 2021 17:52:32 -0700 Received: by xsj-xw9400.xilinx.com (Postfix, from userid 21952) id CF1236032AE; Thu, 27 May 2021 17:50:06 -0700 (PDT) From: Lizhi Hou To: CC: Lizhi Hou , , , , , , , , , , , Max Zhen Subject: [PATCH V7 XRT Alveo 12/20] fpga: xrt: VSEC driver Date: Thu, 27 May 2021 17:49:51 -0700 Message-ID: <20210528004959.61354-13-lizhi.hou@xilinx.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210528004959.61354-1-lizhi.hou@xilinx.com> References: <20210528004959.61354-1-lizhi.hou@xilinx.com> MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: f143e1e8-7918-433e-b7b3-08d92172e836 X-MS-TrafficTypeDiagnostic: BY5PR02MB6242: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:4714; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: VJjjpf+1M+GLbknCNngs7vPH3fjzdE03zlfs1yB1RDB8bSUShfyeoORCAwTu7hJotV7bRRc6zNjDmb+dEgzA3S+1Za8SB7fz/97kO+mzWSHplAQ4GEgKT4mq5XuVoiOaxjBIbSMwylVml32t2HDlWQXTIyh7naKsn/pWGKWa73DcGGuMlkfl7ZVP8rnWcEt/wFb6FHeskEnz+qktPlfdj5rarjEmEYGUS6Euj1KGvFZbGxbtUd1hlNiM+3V1qcPAr9/xZ30wYg9SplM7PyadMYITQWRRueJgcAX5dkZaB3AcZXnb/1K/fg7yGEhObDXgQZMgYgJaNMtu4Nb1CchdDjwtCoyDAQwi9x6TE9exwbUvtXSytSzca8E7Z4FGVIbhZEu6T232LWM/zBCIedqgnYTNRdnDSgcNXlwY5rIae1CNLIcFjlGzlO00l5Lp/5V2sIQsPGVgyqoyvUW0iVsxpu6t7SxlbPs2OJmtc5njKF+2x/R5u/mw1Ud3RwtK+babqpLFuiurjgbaUD4mHvJZcIv9PHY4OCkOvQ+gp6nPRy4gLm6hhddd4qtUy5r+XbIdtE8/d8iFnBWGGd+UkpJfV78Kr6fb5qjDwVaZ1WwBxYrRWwcoQb5QUhJLnWlkAzsO2/BikHD1HMc0uD6IFf/ARpjExxXfsmWlVDUppWwiRjg= X-Forefront-Antispam-Report: CIP:149.199.62.198;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:xsj-pvapexch01.xlnx.xilinx.com;PTR:unknown-62-198.xilinx.com;CAT:NONE;SFS:(4636009)(346002)(376002)(396003)(136003)(39840400004)(36840700001)(46966006)(8936002)(107886003)(6916009)(8676002)(5660300002)(70206006)(2616005)(4326008)(6266002)(47076005)(36860700001)(2906002)(7636003)(356005)(336012)(44832011)(70586007)(6666004)(426003)(186003)(83380400001)(82310400003)(316002)(54906003)(36756003)(42186006)(478600001)(1076003)(26005);DIR:OUT;SFP:1101; X-OriginatorOrg: xilinx.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 May 2021 00:52:45.4724 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: f143e1e8-7918-433e-b7b3-08d92172e836 X-MS-Exchange-CrossTenant-Id: 657af505-d5df-48d0-8300-c31994686c5c X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=657af505-d5df-48d0-8300-c31994686c5c;Ip=[149.199.62.198];Helo=[xsj-pvapexch01.xlnx.xilinx.com] X-MS-Exchange-CrossTenant-AuthSource: SN1NAM02FT0014.eop-nam02.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BY5PR02MB6242 Precedence: bulk List-ID: X-Mailing-List: linux-fpga@vger.kernel.org Add VSEC driver. VSEC is a hardware function discovered by walking PCI Express configure space. A xrt device node will be created for it. VSEC provides board logic UUID and few offset of other hardware functions. Signed-off-by: Sonal Santan Signed-off-by: Max Zhen Signed-off-by: Lizhi Hou Reviewed-by: Tom Rix --- drivers/fpga/xrt/lib/xleaf/vsec.c | 372 ++++++++++++++++++++++++++++++ 1 file changed, 372 insertions(+) create mode 100644 drivers/fpga/xrt/lib/xleaf/vsec.c diff --git a/drivers/fpga/xrt/lib/xleaf/vsec.c b/drivers/fpga/xrt/lib/xleaf/vsec.c new file mode 100644 index 000000000000..a6fa4f2ec832 --- /dev/null +++ b/drivers/fpga/xrt/lib/xleaf/vsec.c @@ -0,0 +1,372 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Xilinx Alveo FPGA VSEC Driver + * + * Copyright (C) 2020-2021 Xilinx, Inc. + * + * Authors: + * Lizhi Hou + */ + +#include +#include "metadata.h" +#include "xdevice.h" +#include "xleaf.h" + +#define XRT_VSEC "xrt_vsec" + +#define VSEC_TYPE_UUID 0x50 +#define VSEC_TYPE_FLASH 0x51 +#define VSEC_TYPE_PLATINFO 0x52 +#define VSEC_TYPE_MAILBOX 0x53 +#define VSEC_TYPE_END 0xff + +#define VSEC_UUID_LEN 16 + +#define VSEC_REG_FORMAT 0x0 +#define VSEC_REG_LENGTH 0x4 +#define VSEC_REG_ENTRY 0x8 + +struct xrt_vsec_header { + u32 format; + u32 length; + u32 entry_sz; + u32 rsvd; +} __packed; + +struct xrt_vsec_entry { + u8 type; + u8 bar_rev; + u16 off_lo; + u32 off_hi; + u8 ver_type; + u8 minor; + u8 major; + u8 rsvd0; + u32 rsvd1; +} __packed; + +struct vsec_device { + u8 type; + char *ep_name; + ulong size; + char *compat; +}; + +static struct vsec_device vsec_devs[] = { + { + .type = VSEC_TYPE_UUID, + .ep_name = XRT_MD_NODE_BLP_ROM, + .size = VSEC_UUID_LEN, + .compat = "vsec-uuid", + }, + { + .type = VSEC_TYPE_FLASH, + .ep_name = XRT_MD_NODE_FLASH_VSEC, + .size = 4096, + .compat = "vsec-flash", + }, + { + .type = VSEC_TYPE_PLATINFO, + .ep_name = XRT_MD_NODE_PLAT_INFO, + .size = 4, + .compat = "vsec-platinfo", + }, + { + .type = VSEC_TYPE_MAILBOX, + .ep_name = XRT_MD_NODE_MAILBOX_VSEC, + .size = 48, + .compat = "vsec-mbx", + }, +}; + +XRT_DEFINE_REGMAP_CONFIG(vsec_regmap_config); + +struct xrt_vsec { + struct xrt_device *xdev; + struct regmap *regmap; + u32 length; + + char *metadata; + char uuid[VSEC_UUID_LEN]; + int group; +}; + +static inline int vsec_read_entry(struct xrt_vsec *vsec, u32 index, struct xrt_vsec_entry *entry) +{ + int ret; + + ret = regmap_bulk_read(vsec->regmap, sizeof(struct xrt_vsec_header) + + index * sizeof(struct xrt_vsec_entry), entry, + sizeof(struct xrt_vsec_entry) / + vsec_regmap_config.reg_stride); + + return ret; +} + +static inline u32 vsec_get_bar(struct xrt_vsec_entry *entry) +{ + return (entry->bar_rev >> 4) & 0xf; +} + +static inline u64 vsec_get_bar_off(struct xrt_vsec_entry *entry) +{ + return entry->off_lo | ((u64)entry->off_hi << 16); +} + +static inline u32 vsec_get_rev(struct xrt_vsec_entry *entry) +{ + return entry->bar_rev & 0xf; +} + +static char *type2epname(u32 type) +{ + int i; + + for (i = 0; i < ARRAY_SIZE(vsec_devs); i++) { + if (vsec_devs[i].type == type) + return (vsec_devs[i].ep_name); + } + + return NULL; +} + +static ulong type2size(u32 type) +{ + int i; + + for (i = 0; i < ARRAY_SIZE(vsec_devs); i++) { + if (vsec_devs[i].type == type) + return (vsec_devs[i].size); + } + + return 0; +} + +static char *type2compat(u32 type) +{ + int i; + + for (i = 0; i < ARRAY_SIZE(vsec_devs); i++) { + if (vsec_devs[i].type == type) + return (vsec_devs[i].compat); + } + + return NULL; +} + +static int xrt_vsec_add_node(struct xrt_vsec *vsec, + void *md_blob, struct xrt_vsec_entry *p_entry) +{ + struct xrt_md_endpoint ep; + char compat_ver[64]; + int ret; + + if (!type2epname(p_entry->type)) + return -EINVAL; + + /* + * VSEC may have more than 1 mailbox instance for the card + * which has more than 1 physical function. + * This is not supported for now. Assuming only one mailbox + */ + + snprintf(compat_ver, sizeof(compat_ver) - 1, "%d-%d.%d.%d", + p_entry->ver_type, p_entry->major, p_entry->minor, + vsec_get_rev(p_entry)); + ep.ep_name = type2epname(p_entry->type); + ep.bar_index = vsec_get_bar(p_entry); + ep.bar_off = vsec_get_bar_off(p_entry); + ep.size = type2size(p_entry->type); + ep.compat = type2compat(p_entry->type); + ep.compat_ver = compat_ver; + ret = xrt_md_add_endpoint(DEV(vsec->xdev), vsec->metadata, &ep); + if (ret) + xrt_err(vsec->xdev, "add ep failed, ret %d", ret); + + return ret; +} + +static int xrt_vsec_create_metadata(struct xrt_vsec *vsec) +{ + struct xrt_vsec_entry entry; + int i, ret; + + ret = xrt_md_create(&vsec->xdev->dev, &vsec->metadata); + if (ret) { + xrt_err(vsec->xdev, "create metadata failed"); + return ret; + } + + for (i = 0; i * sizeof(entry) < vsec->length - + sizeof(struct xrt_vsec_header); i++) { + ret = vsec_read_entry(vsec, i, &entry); + if (ret) { + xrt_err(vsec->xdev, "failed read entry %d, ret %d", i, ret); + goto fail; + } + + if (entry.type == VSEC_TYPE_END) + break; + ret = xrt_vsec_add_node(vsec, vsec->metadata, &entry); + if (ret) + goto fail; + } + + return 0; + +fail: + vfree(vsec->metadata); + vsec->metadata = NULL; + return ret; +} + +static int xrt_vsec_leaf_call(struct xrt_device *xdev, u32 cmd, void *arg) +{ + int ret = 0; + + switch (cmd) { + case XRT_XLEAF_EVENT: + /* Does not handle any event. */ + break; + default: + ret = -EINVAL; + xrt_err(xdev, "should never been called"); + break; + } + + return ret; +} + +static int xrt_vsec_mapio(struct xrt_vsec *vsec) +{ + struct xrt_subdev_platdata *pdata = DEV_PDATA(vsec->xdev); + struct resource *res = NULL; + void __iomem *base = NULL; + const __be64 *bar_off; + const __be32 *bar; + u64 addr; + int ret; + + if (!pdata || xrt_md_size(DEV(vsec->xdev), pdata->xsp_dtb) == XRT_MD_INVALID_LENGTH) { + xrt_err(vsec->xdev, "empty metadata"); + return -EINVAL; + } + + ret = xrt_md_get_prop(DEV(vsec->xdev), pdata->xsp_dtb, XRT_MD_NODE_VSEC, + NULL, XRT_MD_PROP_BAR_IDX, (const void **)&bar, NULL); + if (ret) { + xrt_err(vsec->xdev, "failed to get bar idx, ret %d", ret); + return -EINVAL; + } + + ret = xrt_md_get_prop(DEV(vsec->xdev), pdata->xsp_dtb, XRT_MD_NODE_VSEC, + NULL, XRT_MD_PROP_OFFSET, (const void **)&bar_off, NULL); + if (ret) { + xrt_err(vsec->xdev, "failed to get bar off, ret %d", ret); + return -EINVAL; + } + + xrt_info(vsec->xdev, "Map vsec at bar %d, offset 0x%llx", + be32_to_cpu(*bar), be64_to_cpu(*bar_off)); + + xleaf_get_root_res(vsec->xdev, be32_to_cpu(*bar), &res); + if (!res) { + xrt_err(vsec->xdev, "failed to get bar addr"); + return -EINVAL; + } + + addr = res->start + be64_to_cpu(*bar_off); + + base = devm_ioremap(&vsec->xdev->dev, addr, vsec_regmap_config.max_register); + if (!base) { + xrt_err(vsec->xdev, "Map failed"); + return -EIO; + } + + vsec->regmap = devm_regmap_init_mmio(&vsec->xdev->dev, base, &vsec_regmap_config); + if (IS_ERR(vsec->regmap)) { + xrt_err(vsec->xdev, "regmap %pR failed", res); + return PTR_ERR(vsec->regmap); + } + + ret = regmap_read(vsec->regmap, VSEC_REG_LENGTH, &vsec->length); + if (ret) { + xrt_err(vsec->xdev, "failed to read length %d", ret); + return ret; + } + + return 0; +} + +static void xrt_vsec_remove(struct xrt_device *xdev) +{ + struct xrt_vsec *vsec; + + vsec = xrt_get_drvdata(xdev); + + if (vsec->group >= 0) + xleaf_destroy_group(xdev, vsec->group); + vfree(vsec->metadata); +} + +static int xrt_vsec_probe(struct xrt_device *xdev) +{ + struct xrt_vsec *vsec; + int ret = 0; + + vsec = devm_kzalloc(&xdev->dev, sizeof(*vsec), GFP_KERNEL); + if (!vsec) + return -ENOMEM; + + vsec->xdev = xdev; + vsec->group = -1; + xrt_set_drvdata(xdev, vsec); + + ret = xrt_vsec_mapio(vsec); + if (ret) + goto failed; + + ret = xrt_vsec_create_metadata(vsec); + if (ret) { + xrt_err(xdev, "create metadata failed, ret %d", ret); + goto failed; + } + ret = xleaf_create_group(xdev, vsec->metadata); + if (ret < 0) { + xrt_err(xdev, "create group failed, ret %d", vsec->group); + goto failed; + } + vsec->group = ret; + + return 0; + +failed: + xrt_vsec_remove(xdev); + + return ret; +} + +static struct xrt_dev_endpoints xrt_vsec_endpoints[] = { + { + .xse_names = (struct xrt_dev_ep_names []){ + { .ep_name = XRT_MD_NODE_VSEC }, + { NULL }, + }, + .xse_min_ep = 1, + }, + { 0 }, +}; + +static struct xrt_driver xrt_vsec_driver = { + .driver = { + .name = XRT_VSEC, + }, + .subdev_id = XRT_SUBDEV_VSEC, + .endpoints = xrt_vsec_endpoints, + .probe = xrt_vsec_probe, + .remove = xrt_vsec_remove, + .leaf_call = xrt_vsec_leaf_call, +}; + +XRT_LEAF_INIT_FINI_FUNC(vsec);