From patchwork Tue Sep 12 21:57:00 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Palmer Dabbelt X-Patchwork-Id: 9950257 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id A9D28602C9 for ; Tue, 12 Sep 2017 22:01:46 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 9B66428C60 for ; Tue, 12 Sep 2017 22:01:46 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 8E83E29029; Tue, 12 Sep 2017 22:01:46 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-6.3 required=2.0 tests=BAYES_00,DKIM_SIGNED, RCVD_IN_DNSWL_HI, RCVD_IN_SORBS_SPAM, T_DKIM_INVALID autolearn=ham version=3.3.1 Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id F2B0F28C60 for ; Tue, 12 Sep 2017 22:01:45 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751545AbdILWBl (ORCPT ); Tue, 12 Sep 2017 18:01:41 -0400 Received: from mail-pg0-f65.google.com ([74.125.83.65]:34012 "EHLO mail-pg0-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751454AbdILV5s (ORCPT ); Tue, 12 Sep 2017 17:57:48 -0400 Received: by mail-pg0-f65.google.com with SMTP id v82so6746699pgb.1 for ; Tue, 12 Sep 2017 14:57:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=dabbelt-com.20150623.gappssmtp.com; s=20150623; h=subject:date:message-id:in-reply-to:references:cc:from:to; bh=9kep45lVwi5+1XEXl0v2ugp2+R7lmkMreFrq1VkFSkg=; b=l11HncTHejziPbMuJ7xdTxJcZif4EfiLjLkSSf0Qzgo20NgsEmkg1Ybfjrb3X9drfe xqmsjH+bBsL/is7y9SB8cjK5q3MNmsNqg2bXZXKrrS/nZIQjGmUpxpJI9SnZn4e9PmBl 0B3qAwpo+f8m2wi8IxDmuyVb8nVcfgiTk6fN31ZZwpMqcbNM9nT5PQ7GvbzlOKKn6FId jnOUkc6jD+g3T+K0LAV8YFXt2i0HmXpFqVR/tO/th50209ui4Wvtvr+Gxn4gYVNCR8VN BFS1bWe1Y/yGRqsfkmlaNYfvR69mrUi2mjcPMj/g0qztEOM4RKW8OJGv9SbVqAqbo4Cx HGBw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:subject:date:message-id:in-reply-to:references :cc:from:to; bh=9kep45lVwi5+1XEXl0v2ugp2+R7lmkMreFrq1VkFSkg=; b=XO27anFMLIGvFb+J2zAPi+Wib8onjS8mBuZ1ni15DMnQELwaJuyvlZmga730sJCU36 ImenfBaDTE/qy17wqMYTRcW3GaqMUXfRnP6KPpNy3troj1shNhgRtO8Ex6YnYYa7I2Qg SVkJK3cJxguw25CHS4bELk1efD6unx382YuEn6judD3ZJy3MiE73KpAWXROKjQEiM7rF PRtumc01qE7G6h8rKp+f/khqBWXYTKu947cCRREU94ufNIr/kZNbJyfH1PMpO6TlyWfs FE6otewMoi3ZJVD9mK/P62LBB/sONz0u5S0vISqOabceKL29Zgsl8pfHXA/OS6dsA63P QI5Q== X-Gm-Message-State: AHPjjUjzuQvaFnU6kjoMjjnZ1VqfMReGtZlD7TlNX0HT2pI4BPw4IEyT wiahwjVzDa64yUFy X-Google-Smtp-Source: ADKCNb6zgjEiDVkAnIVkHyQNxPQOr4XqnHO84xxPlFatALmKgJiWWqL7LBcGitcgxGcbYMictXEwrA== X-Received: by 10.99.97.77 with SMTP id v74mr8032356pgb.169.1505253466933; Tue, 12 Sep 2017 14:57:46 -0700 (PDT) Received: from localhost ([12.206.222.5]) by smtp.gmail.com with ESMTPSA id z125sm22537947pfz.155.2017.09.12.14.57.45 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 12 Sep 2017 14:57:46 -0700 (PDT) Subject: [PATCH v8 03/18] dt-bindings: interrupt-controller: RISC-V local interrupt controller docs Date: Tue, 12 Sep 2017 14:57:00 -0700 Message-Id: <20170912215715.4186-4-palmer@dabbelt.com> X-Mailer: git-send-email 2.13.5 In-Reply-To: <20170912215715.4186-1-palmer@dabbelt.com> References: <20170912215715.4186-1-palmer@dabbelt.com> Cc: yamada.masahiro@socionext.com, mmarek@suse.com, albert@sifive.com, will.deacon@arm.com, boqun.feng@gmail.com, oleg@redhat.com, mingo@redhat.com, daniel.lezcano@linaro.org, gregkh@linuxfoundation.org, jslaby@suse.com, davem@davemloft.net, mchehab@kernel.org, hverkuil@xs4all.nl, rdunlap@infradead.org, viro@zeniv.linux.org.uk, mhiramat@kernel.org, fweisbec@gmail.com, mcgrof@kernel.org, dledford@redhat.com, bart.vanassche@sandisk.com, sstabellini@kernel.org, mpe@ellerman.id.au, rmk+kernel@armlinux.org.uk, paul.gortmaker@windriver.com, nicolas.dichtel@6wind.com, linux@roeck-us.net, heiko.carstens@de.ibm.com, schwidefsky@de.ibm.com, geert@linux-m68k.org, akpm@linux-foundation.org, andriy.shevchenko@linux.intel.com, jiri@mellanox.com, vgupta@synopsys.com, airlied@redhat.com, jk@ozlabs.org, chris@chris-wilson.co.uk, Jason@zx2c4.com, paulmck@linux.vnet.ibm.com, ncardwell@google.com, linux-kernel@vger.kernel.org, linux-kbuild@vger.kernel.org, patches@groups.riscv.org, Palmer Dabbelt From: Palmer Dabbelt To: peterz@infradead.org, tglx@linutronix.de, jason@lakedaemon.net, marc.zyngier@arm.com, Arnd Bergmann , dmitriy@oss-tech.org Sender: linux-kbuild-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kbuild@vger.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP This patch adds documentation on the RISC-V local interrupt controller, which is a per-hart interrupt controller that manages all interrupts entering a RISC-V hart. This interrupt controller is present on all RISC-V systems. Signed-off-by: Palmer Dabbelt --- .../interrupt-controller/riscv,cpu-intc.txt | 41 ++++++++++++++++++++++ 1 file changed, 41 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/riscv,cpu-intc.txt diff --git a/Documentation/devicetree/bindings/interrupt-controller/riscv,cpu-intc.txt b/Documentation/devicetree/bindings/interrupt-controller/riscv,cpu-intc.txt new file mode 100644 index 000000000000..61900e2e3868 --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/riscv,cpu-intc.txt @@ -0,0 +1,41 @@ +RISC-V Hart-Level Interrupt Controller (HLIC) +--------------------------------------------- + +RISC-V cores include Control Status Registers (CSRs) which are local to each +hart and can be read or written by software. Some of these CSRs are used to +control local interrupts connected to the core. Every interrupt is ultimately +routed through a hart's HLIC before it interrupts that hart. + +The RISC-V supervisor ISA manual specifies three interrupt sources that are +attached to every HLIC: software interrupts, the timer interrupt, and external +interrupts. Software interrupts are used to send IPIs between cores. The +timer interrupt comes from an architecturally mandated real-time timer that is +controller via SBI calls and CSR reads. External interrupts connect all other +device interrupts to the HLIC, which are routed via the platform-level +interrupt controller (PLIC). + +All RISC-V systems that conform to the supervisor ISA specification are +required to have a HLIC with these three interrupt sources present. Since the +interrupt map is defined by the ISA it's not listed in the HLIC's device tree +entry, though external interrupt controllers (like the PLIC, for example) will +need to define how their interrupts map to the relevant HLICs. + +Required properties: +- compatible : "riscv,cpu-intc" +- #interrupt-cells : should be <1> +- interrupt-controller : Identifies the node as an interrupt controller + +Furthermore, this interrupt-controller MUST be embedded inside the cpu +definition of the hart whose CSRs control these local interrupts. + +An example device tree entry for a HLIC is show below. + + cpu1: cpu@1 { + compatible = "riscv"; + ... + cpu1-intc: interrupt-controller { + #interrupt-cells = <1>; + compatible = "riscv,cpu-intc"; + interrupt-controller; + }; + };