Message ID | 20250226-kvm_pmu_improve-v1-1-74c058c2bf6d@rivosinc.com (mailing list archive) |
---|---|
State | New |
Headers | show
Received: from mail-pl1-f171.google.com (mail-pl1-f171.google.com [209.85.214.171]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 31220275617 for <linux-kselftest@vger.kernel.org>; Wed, 26 Feb 2025 20:25:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.171 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740601513; cv=none; b=cAHU/NwzVAtkU5XZi4HGbGO5cra5jXEKga80yQ9postam9A+5yEeY1epO3QZveM8FY5PMQc7HhUMn7QT9hDdUuv5AmdkE6JV3LGU9gtJ8cfW7mWffG/RLOvb2+aifioW8MOa0/OZGlqmC7dtDLMLa0rtcavn7fMGxXVGkH/YaX0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740601513; c=relaxed/simple; bh=13OFkK4DG9rlwr0Q6UrPqb9K5Q7tJkO1UyK3M9GC5A8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=eHU0uoj3f9W1bMoaGcYUq7dr07oEDqknj4QJoloPDM5729mn8Nr73iZ2qTcljp6ghBoAQio8LsJdnQ2rlqodGAze2piqkUIXUSMGbp6kpTwUiLCh5NOdcnI0/LHPwE7AIzZ9nRz0opn7SxEQgUeOOqNpRT0ekWEdudyh+Pds+rY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=rivosinc.com; spf=pass smtp.mailfrom=rivosinc.com; dkim=pass (2048-bit key) header.d=rivosinc-com.20230601.gappssmtp.com header.i=@rivosinc-com.20230601.gappssmtp.com header.b=BXQPDPNZ; arc=none smtp.client-ip=209.85.214.171 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=rivosinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=rivosinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=rivosinc-com.20230601.gappssmtp.com header.i=@rivosinc-com.20230601.gappssmtp.com header.b="BXQPDPNZ" Received: by mail-pl1-f171.google.com with SMTP id d9443c01a7336-220f4dd756eso3054695ad.3 for <linux-kselftest@vger.kernel.org>; Wed, 26 Feb 2025 12:25:11 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc-com.20230601.gappssmtp.com; s=20230601; t=1740601511; x=1741206311; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=9sbKkO5vslqQzNclWEzfBDF/g1FIfkcy+q0e0Bhe+Aw=; b=BXQPDPNZbX13CwkrIyYIjEg+U58EB6MUFXSyyF9WOWONVJYXG5FuaygjySUX46g8Go h+WXZwMOubdtLoc4mE9A1a23bHPjBGqn8iY2KWCKOqYrV1OT+DonxYw7cnubFWMnZu9O yJsqqt8hvmdp3kPThziblnH87SBYXi95v1isx+/xb3jFLQayUgsz5mbPR0/3oA+qorhq 1gZHnB2NwnsmONtzMFa/z75gUekNWiMHWw1sk0KqMmMR2KF4JKxwfVoQ1GvN9UlwvUzb M7sNYLyLogYSBQHqTsHN6mzXpkfRsHkUpbpRTHruXuima+Clf2WDylAT5NtweNcOOk+Y 1t3A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740601511; x=1741206311; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=9sbKkO5vslqQzNclWEzfBDF/g1FIfkcy+q0e0Bhe+Aw=; b=X/TLFPUre2Yn1tv1tOXccv+Ltsc+cb01PHTQ1NWR4RIo4YeSDYKordthsVvXklVKGL lGimz0rHrq1LOYOlAv4qeNCn2oAMe1L3HxXBAam01MYhMi8GjaJDBRSq0unq/Q8S9VeF kYWQPfttMkAI+xeA+EPmQeM8f2uE43UnmW3f3EAH+kdLpspHkb2cihc8GCb4mjV29xAZ e+x940y0wkB6SsT30iLAwfTr5LCAANDFclcUtHCk8PX6d0pla55lkWhuNEXsLy7SkNXw EcSCRY8nLS+93Yf81xAUHk3g2CdwTmnyUjyfFKRhpygaSMbpnd7azP3SlJALSqot6B3C 9jiw== X-Forwarded-Encrypted: i=1; AJvYcCX9FzGFyjNZfZI6tKW3VtMyfIsR5rV+DemE3kYxuXKsUics79o2ixS4tLahN6SG5iQW4A9kWHRCUE9lCXnXrV0=@vger.kernel.org X-Gm-Message-State: AOJu0YwqHr2LnbjCwU08JdEZ1tF2vzEMvCxD90XYPtdQxSaJn9/TZb5H JeTdv+HJ/aQ6M3kKk6Dr1WP8c3/8oj1ckeZ/tGqH1bbaxb3lkzwBUfHfFoBq2XA= X-Gm-Gg: ASbGncuMOkZPg1wPLVLgLw1DzhqjFLhzA5sWM9GQlcbNmFL0kVojs+JB2Y7xwAki4gO 9XDhDtweB9cndzR3Jr+TZjomDq/+SNsut05+d+lHO+lyr0Fq3zUbVqyXKb+K6wt58INHA9uiDHW mHs+8UVLSSi6U3L8qu3Aj85SPWtiOvpRFhw94HyX3XaIginru/I4GPPUeVZAwcj+lrIwF5RGrZd tiyCovgn9HxaoQ0ol+4QsaJ+vbtPJ2jmtLdpmEadTE5+aIEzFbjjlP6DMDP45Oy613Vx4dorA71 /FAcL0epqjZSRxQdN53LbW4KAdGrVZ1sWBVcM+s= X-Google-Smtp-Source: AGHT+IEWIj7IHjMpuZgHnt8pmhZWNooJK4EQmrGTIUbek2AswW1q0QzF8a3PR6HcOQhdoiMYN4qKxA== X-Received: by 2002:a05:6a00:1ad4:b0:730:888a:252a with SMTP id d2e1a72fcca58-7347918d99bmr11980276b3a.15.1740601511484; Wed, 26 Feb 2025 12:25:11 -0800 (PST) Received: from atishp.ba.rivosinc.com ([64.71.180.162]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-7347a7f7de2sm4100963b3a.106.2025.02.26.12.25.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 26 Feb 2025 12:25:11 -0800 (PST) From: Atish Patra <atishp@rivosinc.com> Date: Wed, 26 Feb 2025 12:25:03 -0800 Subject: [PATCH 1/4] RISC-V: KVM: Disable the kernel perf counter during configure Precedence: bulk X-Mailing-List: linux-kselftest@vger.kernel.org List-Id: <linux-kselftest.vger.kernel.org> List-Subscribe: <mailto:linux-kselftest+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-kselftest+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20250226-kvm_pmu_improve-v1-1-74c058c2bf6d@rivosinc.com> References: <20250226-kvm_pmu_improve-v1-0-74c058c2bf6d@rivosinc.com> In-Reply-To: <20250226-kvm_pmu_improve-v1-0-74c058c2bf6d@rivosinc.com> To: Anup Patel <anup@brainfault.org>, Atish Patra <atishp@atishpatra.org>, Paul Walmsley <paul.walmsley@sifive.com>, Palmer Dabbelt <palmer@dabbelt.com>, Andrew Jones <ajones@ventanamicro.com>, Paolo Bonzini <pbonzini@redhat.com>, Shuah Khan <shuah@kernel.org> Cc: kvm@vger.kernel.org, kvm-riscv@lists.infradead.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-kselftest@vger.kernel.org, Atish Patra <atishp@rivosinc.com> X-Mailer: b4 0.15-dev-13183 |
Series |
RISC-V KVM PMU fix and selftest improvement
|
expand
|
diff --git a/arch/riscv/kvm/vcpu_pmu.c b/arch/riscv/kvm/vcpu_pmu.c index 2707a51b082c..78ac3216a54d 100644 --- a/arch/riscv/kvm/vcpu_pmu.c +++ b/arch/riscv/kvm/vcpu_pmu.c @@ -666,6 +666,7 @@ int kvm_riscv_vcpu_pmu_ctr_cfg_match(struct kvm_vcpu *vcpu, unsigned long ctr_ba .type = etype, .size = sizeof(struct perf_event_attr), .pinned = true, + .disabled = true, /* * It should never reach here if the platform doesn't support the sscofpmf * extension as mode filtering won't work without it.
The perf event should be marked disabled during the creation as it is not ready to be scheduled until there is SBI PMU start call or config matching is called with auto start. Otherwise, event add/start gets called during perf_event_create_kernel_counter function. It will be enabled and scheduled to run via perf_event_enable during either the above mentioned scenario. Fixes: 0cb74b65d2e5 ("RISC-V: KVM: Implement perf support without sampling") Signed-off-by: Atish Patra <atishp@rivosinc.com> --- arch/riscv/kvm/vcpu_pmu.c | 1 + 1 file changed, 1 insertion(+)