From patchwork Thu Apr 30 14:33:59 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jean-Philippe Brucker X-Patchwork-Id: 11520445 Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id C024515AB for ; Thu, 30 Apr 2020 14:40:18 +0000 (UTC) Received: from kanga.kvack.org (kanga.kvack.org [205.233.56.17]) by mail.kernel.org (Postfix) with ESMTP id 76D1020757 for ; Thu, 30 Apr 2020 14:40:18 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=fail reason="signature verification failed" (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="ZUmjnGJd" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 76D1020757 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=linaro.org Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=owner-linux-mm@kvack.org Received: by kanga.kvack.org (Postfix) id A4CC08E0005; Thu, 30 Apr 2020 10:40:17 -0400 (EDT) Delivered-To: linux-mm-outgoing@kvack.org Received: by kanga.kvack.org (Postfix, from userid 40) id 9D6808E0001; Thu, 30 Apr 2020 10:40:17 -0400 (EDT) X-Original-To: int-list-linux-mm@kvack.org X-Delivered-To: int-list-linux-mm@kvack.org Received: by kanga.kvack.org (Postfix, from userid 63042) id 89FEE8E0005; Thu, 30 Apr 2020 10:40:17 -0400 (EDT) X-Original-To: linux-mm@kvack.org X-Delivered-To: linux-mm@kvack.org Received: from forelay.hostedemail.com (smtprelay0213.hostedemail.com [216.40.44.213]) by kanga.kvack.org (Postfix) with ESMTP id 702C68E0001 for ; Thu, 30 Apr 2020 10:40:17 -0400 (EDT) Received: from smtpin28.hostedemail.com (10.5.19.251.rfc1918.com [10.5.19.251]) by forelay03.hostedemail.com (Postfix) with ESMTP id 219FB8248D7C for ; Thu, 30 Apr 2020 14:40:17 +0000 (UTC) X-FDA: 76764781674.28.pain20_59bef991e775c X-Spam-Summary: 10,1,0,43cedbe9ef6e787d,d41d8cd98f00b204,jean-philippe@linaro.org,,RULES_HIT:41:334:355:368:369:379:541:800:966:967:973:988:989:1260:1311:1314:1345:1437:1515:1535:1544:1605:1711:1730:1747:1777:1792:1801:1981:2194:2196:2199:2200:2376:2393:2525:2560:2565:2682:2685:2736:2859:2895:2911:2933:2937:2939:2942:2945:2947:2951:2954:3022:3138:3139:3140:3141:3142:3865:3866:3867:3868:3870:3871:3873:3874:3934:3936:3938:3941:3944:3947:3950:3953:3956:3959:4118:4250:4321:4385:4425:4605:5007:6119:6261:6653:6742:7903:9025:9509:10004:11026:11658:11854:11914:12043:12048:12296:12297:12438:12517:12519:12555:12663:12679:12895:12986:13138:13161:13229:13231:13894:14096:14181:14394:14721:21080:21213:21220:21222:21324:21433:21444:21451:21611:21627:21740:21749:21809:21811:21819:21891:30012:30017:30054:30055:30070:30089,0,RBL:209.85.128.66:@linaro.org:.lbl8.mailshell.net-62.14.0.100 66.201.201.201,CacheIP:none,Bayesian:0.5,0.5,0.5,Netcheck:none,DomainCache:0,MSF:not bulk,SPF:ft,MSBL:0,DNSBL :neutral X-HE-Tag: pain20_59bef991e775c X-Filterd-Recvd-Size: 7615 Received: from mail-wm1-f66.google.com (mail-wm1-f66.google.com [209.85.128.66]) by imf40.hostedemail.com (Postfix) with ESMTP for ; Thu, 30 Apr 2020 14:40:16 +0000 (UTC) Received: by mail-wm1-f66.google.com with SMTP id 188so2154340wmc.2 for ; Thu, 30 Apr 2020 07:40:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=YYiLFVngM44g0Fy16RMemZHwiB7tGW2h6urXa5JNeA4=; b=ZUmjnGJdMThCLpgu6Fn1QVEDSUT+cukEkGuOgFSAHraBV5UE619qvE7lxXPXau+0K9 ZSHcJOrhjdN8cdq50v47XtlJcbrqef2j4U5/gGNSYSQpruy3HxooSXHs6zM0a7FPLyrf N1aYxP7FmR+YZG+U5qEkc7Ou5kN0muT/Fyj74HePtg+qHnxZ/OCxIli3Yg9YjITjQFh/ 9H6GKkTWgkWazMIGgQe+XWGtK1TcSG6alWleOABobFRAn+J2t7Zmt/cdYdpkh/pEJmMD jBY9RCioflr2sxajJ38Um+7P1crKRDbyOCc3eBs00MuEh0TbHUtzAb/LNYTvyI9xBJZf 9UNQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=YYiLFVngM44g0Fy16RMemZHwiB7tGW2h6urXa5JNeA4=; b=Ev6rJTBU344SOmnRMWC7kEAfYxL7bw8+SU6mGyx5wospVKWrQMOYsR/azyWcgPiRpO hLHWMBnwtQNqQ0YuXyGF6EPxntsDeOu0nEOUUyshxOiKNNske92Y85/2bEpUjjDNu/Ur e7gpgz9w8xhqlKy4dgjCX0mZ0qvW+weJAhpPYv7L4SiG/ysUmCv53Bv9jSgbGhv4D9Kf iqYO3Iyi74wTGHVM6KuwbwM9MAYFK6Gu0gooAQ18jeX3krFYS/ww4x5YS+FV3nGzbSVA 5nwMV7gZojoiDSdva7ljvGt2vkfnCmoRmBaJuj2smjVBvY8oT+MT3SiTOIyJlhsfl5ct SWuw== X-Gm-Message-State: AGi0PuY8HC2itCjsVY4+Lb2dziFIkNgWBcpns9fjHXDQGDt16vnfWGMG p142730ZeITg2gMqLGviOoMODg== X-Google-Smtp-Source: APiQypIMxbfi2gR+oRZoSzUml7oOF8uYXg/WO7r1FPuma7Uj6M8X8kh92jUG0IVhIXNkP7USztJjJQ== X-Received: by 2002:a7b:cfc9:: with SMTP id f9mr3419281wmm.61.1588257614425; Thu, 30 Apr 2020 07:40:14 -0700 (PDT) Received: from localhost.localdomain ([2001:171b:226e:c200:c43b:ef78:d083:b355]) by smtp.gmail.com with ESMTPSA id n2sm4153286wrt.33.2020.04.30.07.40.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 30 Apr 2020 07:40:12 -0700 (PDT) From: Jean-Philippe Brucker To: iommu@lists.linux-foundation.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-pci@vger.kernel.org, linux-mm@kvack.org Cc: joro@8bytes.org, catalin.marinas@arm.com, will@kernel.org, robin.murphy@arm.com, kevin.tian@intel.com, baolu.lu@linux.intel.com, Jonathan.Cameron@huawei.com, jacob.jun.pan@linux.intel.com, christian.koenig@amd.com, felix.kuehling@amd.com, zhangfei.gao@linaro.org, jgg@ziepe.ca, xuzaibo@huawei.com, fenghua.yu@intel.com, hch@infradead.org, Jean-Philippe Brucker Subject: [PATCH v6 00/25] iommu: Shared Virtual Addressing for SMMUv3 Date: Thu, 30 Apr 2020 16:33:59 +0200 Message-Id: <20200430143424.2787566-1-jean-philippe@linaro.org> X-Mailer: git-send-email 2.26.2 MIME-Version: 1.0 X-Bogosity: Ham, tests=bogofilter, spamicity=0.000000, version=1.2.4 Sender: owner-linux-mm@kvack.org Precedence: bulk X-Loop: owner-majordomo@kvack.org List-ID: Shared Virtual Addressing (SVA) allows to share process page tables with devices using the IOMMU, PASIDs and I/O page faults. Add SVA support to the Arm SMMUv3 driver. Since v5 [1]: * Added patches 1-3. Patch 1 adds a PASID field to mm_struct as discussed in [1] and [2]. This is also needed for Intel ENQCMD. Patch 2 adds refcounts to IOASID and patch 3 adds a couple of helpers to allocate the PASID. * Dropped most of iommu-sva.c. After getting rid of io_mm following review of v5, there wasn't enough generic code left to justify the indirect branch overhead of io_mm_ops in the MMU notifiers. I ended up with more glue than useful code, and couldn't find an easy way to deal with domains in the SMMU driver (we keep PASID tables per domain, while x86 keeps them per device). The direct approach in patch 17 is nicer and a little easier to read. The SMMU driver only gained 160 lines, while iommu-sva lost 470 lines. As a result I dropped the MMU notifier patch. Jacob, one upside of this rework is that we now free ioasids in blocking context, which might help with your addition of notifiers to ioasid.c * Simplified io-pgfault a bit, since flush() isn't called from mm exit path anymore. * Fixed a bug in patch 17 (don't clear the stall bit when stall is forced). You can find the latest version on https://jpbrucker.net/git/linux branch sva/current, and sva/zip-devel for the Hisilicon zip accelerator. [1] https://lore.kernel.org/linux-iommu/20200414170252.714402-1-jean-philippe@linaro.org/ [2] https://lore.kernel.org/linux-iommu/1585596788-193989-6-git-send-email-fenghua.yu@intel.com/ Jean-Philippe Brucker (25): mm: Add a PASID field to mm_struct iommu/ioasid: Add ioasid references iommu/sva: Add PASID helpers iommu: Add a page fault handler iommu/iopf: Handle mm faults arm64: mm: Add asid_gen_match() helper arm64: mm: Pin down ASIDs for sharing mm with devices iommu/io-pgtable-arm: Move some definitions to a header iommu/arm-smmu-v3: Manage ASIDs with xarray arm64: cpufeature: Export symbol read_sanitised_ftr_reg() iommu/arm-smmu-v3: Share process page tables iommu/arm-smmu-v3: Seize private ASID iommu/arm-smmu-v3: Add support for VHE iommu/arm-smmu-v3: Enable broadcast TLB maintenance iommu/arm-smmu-v3: Add SVA feature checking iommu/arm-smmu-v3: Add SVA device feature iommu/arm-smmu-v3: Implement iommu_sva_bind/unbind() iommu/arm-smmu-v3: Hook up ATC invalidation to mm ops iommu/arm-smmu-v3: Add support for Hardware Translation Table Update iommu/arm-smmu-v3: Maintain a SID->device structure dt-bindings: document stall property for IOMMU masters iommu/arm-smmu-v3: Add stall support for platform devices PCI/ATS: Add PRI stubs PCI/ATS: Export PRI functions iommu/arm-smmu-v3: Add support for PRI drivers/iommu/Kconfig | 11 + drivers/iommu/Makefile | 2 + .../devicetree/bindings/iommu/iommu.txt | 18 + arch/arm64/include/asm/mmu.h | 1 + arch/arm64/include/asm/mmu_context.h | 11 +- drivers/iommu/io-pgtable-arm.h | 30 + drivers/iommu/iommu-sva.h | 15 + include/linux/ioasid.h | 10 +- include/linux/iommu.h | 53 + include/linux/mm_types.h | 4 + include/linux/pci-ats.h | 8 + arch/arm64/kernel/cpufeature.c | 1 + arch/arm64/mm/context.c | 103 +- drivers/iommu/arm-smmu-v3.c | 1554 +++++++++++++++-- drivers/iommu/io-pgfault.c | 458 +++++ drivers/iommu/io-pgtable-arm.c | 27 +- drivers/iommu/ioasid.c | 30 +- drivers/iommu/iommu-sva.c | 85 + drivers/iommu/of_iommu.c | 5 +- drivers/pci/ats.c | 4 + MAINTAINERS | 3 +- 21 files changed, 2275 insertions(+), 158 deletions(-) create mode 100644 drivers/iommu/io-pgtable-arm.h create mode 100644 drivers/iommu/iommu-sva.h create mode 100644 drivers/iommu/io-pgfault.c create mode 100644 drivers/iommu/iommu-sva.c