From patchwork Mon Nov 19 21:47:45 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Yu-cheng Yu X-Patchwork-Id: 10689517 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id AAF5813BB for ; Mon, 19 Nov 2018 21:54:20 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 9D7A62A583 for ; Mon, 19 Nov 2018 21:54:20 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 915C42A6EC; Mon, 19 Nov 2018 21:54:20 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.9 required=2.0 tests=BAYES_00,MAILING_LIST_MULTI, RCVD_IN_DNSWL_NONE autolearn=ham version=3.3.1 Received: from kanga.kvack.org (kanga.kvack.org [205.233.56.17]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 58EA42A583 for ; Mon, 19 Nov 2018 21:54:19 +0000 (UTC) Received: by kanga.kvack.org (Postfix) id 2D1B46B1C88; Mon, 19 Nov 2018 16:54:15 -0500 (EST) Delivered-To: linux-mm-outgoing@kvack.org Received: by kanga.kvack.org (Postfix, from userid 40) id 25AB26B1C8B; Mon, 19 Nov 2018 16:54:15 -0500 (EST) X-Original-To: int-list-linux-mm@kvack.org X-Delivered-To: int-list-linux-mm@kvack.org Received: by kanga.kvack.org (Postfix, from userid 63042) id 103296B1C88; Mon, 19 Nov 2018 16:54:15 -0500 (EST) X-Original-To: linux-mm@kvack.org X-Delivered-To: linux-mm@kvack.org Received: from mail-pg1-f198.google.com (mail-pg1-f198.google.com [209.85.215.198]) by kanga.kvack.org (Postfix) with ESMTP id A58C56B1C88 for ; Mon, 19 Nov 2018 16:54:14 -0500 (EST) Received: by mail-pg1-f198.google.com with SMTP id v72so21614015pgb.10 for ; Mon, 19 Nov 2018 13:54:14 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-original-authentication-results:x-gm-message-state:from:to:cc :subject:date:message-id:in-reply-to:references; bh=VpZY8ZLqTTgQFw0nBILIEIjNm6g5tzhmbHYHTpHvidg=; b=gP7A0gq3/mYHnOaxak4qw7axLx7wAeU2KMe/6BNwENThE+RO0tGXZjbKSZTkRQagWj BJ2Jn0Uu3onaCwMDgQ2veitalqgfQzXaP+QONc168A6JpoCmYRzBDdiyxSqHCeqKNy8j NoLecR715WgBK7XeGdSHF6ck4iiJMV8r/buDbc4xLaPLzmO7l5CU2DfbBMPP2jfbScTo lvMa2gq/S0QdwcBpreaL/dm8alU0SZTvUgOYot7jLyopxJbmrBATzPKbQkhdSaB8lGdC xPjW8baJeLViZqmjN+3kMwp66jyolE2n09XGtMjbBmMglpPVZtriwc0tVwh8Hqc79gUd qhVA== X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of yu-cheng.yu@intel.com designates 192.55.52.93 as permitted sender) smtp.mailfrom=yu-cheng.yu@intel.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com X-Gm-Message-State: AGRZ1gL0vny1V1HjalLoL7+fxqxPmTsADN0E5dNC392vT3CRe814H98w f1RX++o7AZwrN200OZ3na59kHs7SWhVssCTBou9YI0ULIEOqC89BOKB+AogTy/1jlMcHgxlag/7 EucDZ6rMxk4l//NPwpkoG3g+qDkALRyZsiFpS6mZl58Uf2tcxwRDpGL6dG2G2fXv4xw== X-Received: by 2002:a63:b34f:: with SMTP id x15mr22065226pgt.243.1542664454311; Mon, 19 Nov 2018 13:54:14 -0800 (PST) X-Google-Smtp-Source: AJdET5dc+1A+KX+HIWKHkkoYahvaAHGnVObymmg3QGquEXEmq5qM5e69aoOjJ79O/Y9z8yXd8NrF X-Received: by 2002:a63:b34f:: with SMTP id x15mr22065182pgt.243.1542664453271; Mon, 19 Nov 2018 13:54:13 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1542664453; cv=none; d=google.com; s=arc-20160816; b=Y7AFHpYGA4WfLShUYa/F/O52jJf0n3Cr8Ys6iVD0METE3mNwUKjxDbrId9QcVSyCRz 0mrIhxKm/05sdHT8UWJkb8oKH9lK0DxRW0FveGMl4pLiIkUCrQLJVqjN5hj0gy6K2ohF QqORFhgYBin9NdPxsw0RoPTbp55jYHlKDolkerbdgCw0VSLRAIS0uJRJziQ5c1iDsC+B q+QPCavnq2to0hKlqmfPESDE+3B43BUuunS38PqYfXeCaecID1MJcfNR2+X3RmqnWnek GyXl4I74PLRhdKBcTBl2jU2GMHn0tnLvzrigs4V0U2lgZ858ttnJK1Dn/QBoq3PRpQcM 2vww== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=references:in-reply-to:message-id:date:subject:cc:to:from; bh=VpZY8ZLqTTgQFw0nBILIEIjNm6g5tzhmbHYHTpHvidg=; b=LMeFsJf0MGqmLUWUFmbhe6/5ZVq1NSp0Fk3n17JnMmHz4MDL1o/kTPslHbt4hnptg/ 6FhupKJ5e39CH9VhAyShpvY5yAuu7KX+VmaRzNFsmFUk47zIdbeFWNPbaFYJV8SpS4G1 vpCHJSWwMgl/5gbWPlXAF5tdU0CRyRv6IHgL4iHZZfuqo9JF48R491AsDm2KXgxy0yzO TQAgFBHsNjW9gSmrfiOyoY4vpCmXFScFNF7dGROB2uqBgpLvIDx1OXQMuR8+N52czhSx IsGMVkv2x835zOWPUAbAc8pyxL9VOo0O1z1ljLPiAcwqTBJEwtHKLIGbAH/5xP1uVPrb VzTw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of yu-cheng.yu@intel.com designates 192.55.52.93 as permitted sender) smtp.mailfrom=yu-cheng.yu@intel.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from mga11.intel.com (mga11.intel.com. [192.55.52.93]) by mx.google.com with ESMTPS id o12-v6si32492543plg.114.2018.11.19.13.54.13 for (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 19 Nov 2018 13:54:13 -0800 (PST) Received-SPF: pass (google.com: domain of yu-cheng.yu@intel.com designates 192.55.52.93 as permitted sender) client-ip=192.55.52.93; Authentication-Results: mx.google.com; spf=pass (google.com: domain of yu-cheng.yu@intel.com designates 192.55.52.93 as permitted sender) smtp.mailfrom=yu-cheng.yu@intel.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga008.jf.intel.com ([10.7.209.65]) by fmsmga102.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 19 Nov 2018 13:54:12 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.56,254,1539673200"; d="scan'208";a="93319812" Received: from yyu32-desk1.sc.intel.com ([143.183.136.147]) by orsmga008.jf.intel.com with ESMTP; 19 Nov 2018 13:54:12 -0800 From: Yu-cheng Yu To: x86@kernel.org, "H. Peter Anvin" , Thomas Gleixner , Ingo Molnar , linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, linux-mm@kvack.org, linux-arch@vger.kernel.org, linux-api@vger.kernel.org, Arnd Bergmann , Andy Lutomirski , Balbir Singh , Cyrill Gorcunov , Dave Hansen , Eugene Syromiatnikov , Florian Weimer , "H.J. Lu" , Jann Horn , Jonathan Corbet , Kees Cook , Mike Kravetz , Nadav Amit , Oleg Nesterov , Pavel Machek , Peter Zijlstra , Randy Dunlap , "Ravi V. Shankar" , Vedvyas Shanbhogue Cc: Yu-cheng Yu Subject: [RFC PATCH v6 02/26] x86/cpufeatures: Add CET CPU feature flags for Control-flow Enforcement Technology (CET) Date: Mon, 19 Nov 2018 13:47:45 -0800 Message-Id: <20181119214809.6086-3-yu-cheng.yu@intel.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20181119214809.6086-1-yu-cheng.yu@intel.com> References: <20181119214809.6086-1-yu-cheng.yu@intel.com> X-Bogosity: Ham, tests=bogofilter, spamicity=0.000000, version=1.2.4 Sender: owner-linux-mm@kvack.org Precedence: bulk X-Loop: owner-majordomo@kvack.org List-ID: X-Virus-Scanned: ClamAV using ClamSMTP Add CPU feature flags for Control-flow Enforcement Technology (CET). CPUID.(EAX=7,ECX=0):ECX[bit 7] Shadow stack CPUID.(EAX=7,ECX=0):EDX[bit 20] Indirect branch tracking Signed-off-by: Yu-cheng Yu Reviewed-by: Borislav Petkov --- arch/x86/include/asm/cpufeatures.h | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/x86/include/asm/cpufeatures.h b/arch/x86/include/asm/cpufeatures.h index 28c4a502b419..f06f55de7488 100644 --- a/arch/x86/include/asm/cpufeatures.h +++ b/arch/x86/include/asm/cpufeatures.h @@ -321,6 +321,7 @@ #define X86_FEATURE_PKU (16*32+ 3) /* Protection Keys for Userspace */ #define X86_FEATURE_OSPKE (16*32+ 4) /* OS Protection Keys Enable */ #define X86_FEATURE_AVX512_VBMI2 (16*32+ 6) /* Additional AVX512 Vector Bit Manipulation Instructions */ +#define X86_FEATURE_SHSTK (16*32+ 7) /* Shadow Stack */ #define X86_FEATURE_GFNI (16*32+ 8) /* Galois Field New Instructions */ #define X86_FEATURE_VAES (16*32+ 9) /* Vector AES */ #define X86_FEATURE_VPCLMULQDQ (16*32+10) /* Carry-Less Multiplication Double Quadword */ @@ -343,6 +344,7 @@ #define X86_FEATURE_AVX512_4VNNIW (18*32+ 2) /* AVX-512 Neural Network Instructions */ #define X86_FEATURE_AVX512_4FMAPS (18*32+ 3) /* AVX-512 Multiply Accumulation Single precision */ #define X86_FEATURE_PCONFIG (18*32+18) /* Intel PCONFIG */ +#define X86_FEATURE_IBT (18*32+20) /* Indirect Branch Tracking */ #define X86_FEATURE_SPEC_CTRL (18*32+26) /* "" Speculation Control (IBRS + IBPB) */ #define X86_FEATURE_INTEL_STIBP (18*32+27) /* "" Single Thread Indirect Branch Predictors */ #define X86_FEATURE_FLUSH_L1D (18*32+28) /* Flush L1D cache */