From patchwork Mon Mar 6 14:13:51 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Huang, Kai" X-Patchwork-Id: 13161221 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from kanga.kvack.org (kanga.kvack.org [205.233.56.17]) by smtp.lore.kernel.org (Postfix) with ESMTP id 471F6C678D4 for ; Mon, 6 Mar 2023 14:15:05 +0000 (UTC) Received: by kanga.kvack.org (Postfix) id DC5456B0072; Mon, 6 Mar 2023 09:15:04 -0500 (EST) Received: by kanga.kvack.org (Postfix, from userid 40) id D9BE8280004; Mon, 6 Mar 2023 09:15:04 -0500 (EST) X-Delivered-To: int-list-linux-mm@kvack.org Received: by kanga.kvack.org (Postfix, from userid 63042) id C3CC9280003; Mon, 6 Mar 2023 09:15:04 -0500 (EST) X-Delivered-To: linux-mm@kvack.org Received: from relay.hostedemail.com (smtprelay0017.hostedemail.com [216.40.44.17]) by kanga.kvack.org (Postfix) with ESMTP id B2FDB6B0072 for ; Mon, 6 Mar 2023 09:15:04 -0500 (EST) Received: from smtpin05.hostedemail.com (a10.router.float.18 [10.200.18.1]) by unirelay02.hostedemail.com (Postfix) with ESMTP id 7177E120732 for ; Mon, 6 Mar 2023 14:15:04 +0000 (UTC) X-FDA: 80538670128.05.A2DEDC4 Received: from mga09.intel.com (mga09.intel.com [134.134.136.24]) by imf05.hostedemail.com (Postfix) with ESMTP id BA1AE10002B for ; Mon, 6 Mar 2023 14:15:00 +0000 (UTC) Authentication-Results: imf05.hostedemail.com; dkim=pass header.d=intel.com header.s=Intel header.b=gpUI815U; dmarc=pass (policy=none) header.from=intel.com; spf=pass (imf05.hostedemail.com: domain of kai.huang@intel.com designates 134.134.136.24 as permitted sender) smtp.mailfrom=kai.huang@intel.com ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=hostedemail.com; s=arc-20220608; t=1678112101; h=from:from:sender:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references:dkim-signature; bh=OO57e1MxGpJ4yHW1QGQ2tR/4Lqg9N3s3LmoBJDZqM2Q=; b=kU9TYo9r615qe1PsvHOfYGFh18N9XYPOw8jjb7tswbS36RE9F+dIyaGTnNW3RkH3OH7LSq 6YP5Nec2IzrlfNxwKW9E4vo3gPJ7uFEs2SqkDyXoilbKZh6IbCAbKmiCJ9lDD+/8KR565m MRhtlBb6YbkNHns9AUurO+h4I/YMMaU= ARC-Authentication-Results: i=1; imf05.hostedemail.com; dkim=pass header.d=intel.com header.s=Intel header.b=gpUI815U; dmarc=pass (policy=none) header.from=intel.com; spf=pass (imf05.hostedemail.com: domain of kai.huang@intel.com designates 134.134.136.24 as permitted sender) smtp.mailfrom=kai.huang@intel.com ARC-Seal: i=1; s=arc-20220608; d=hostedemail.com; t=1678112101; a=rsa-sha256; cv=none; b=gufw0GSiPO2dRuqYNp8IFD7QVIOp6nLz59qIsMWy2nEeT4+MapsUtlLwRNv46S415Iqs2u gcpp2vgGMYUMeHEaxlB4JJCEHAsqaFzWAK24XturkiaoER64lwRii4HvuObYwkNS2CkMio KiI1SjQ4Ch4dukVTa4lOb2UOaMHnkbc= DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1678112100; x=1709648100; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=qdVCP0l+N28e4ZOsbONZe3dTE2i3AewatZCo6kOUz7Q=; b=gpUI815UxHzJ8oQK2s/HPH+j/dtagnsojTgbSIcYhqIQt7MmRyYt/sm3 JxdxcOCr6JsMuzx4Fp6D6awBiVL4dVRd3J1XnrcDs+hu4Tqvgeks+eHac F9ITxCP8HiYNvWfhaDLrUNKBI2aXT5CojRRjYRgh2JtFApxQXNuZSx9T5 brQzZ7wEo4wia63vzNeYDrBmJ/edJScULWq02VnJls5tq8QdzFteLGK3i afFM40GHOq8ZAgvjZ8067iCRcn3J3kcuY2/XDH3mq582u9Cdk4oV+QROS fIs5uMwKXvBIxQW1mnYfPfK0a34x+XZelT6FF2XXP0pgXCGc373HIA/Qw A==; X-IronPort-AV: E=McAfee;i="6500,9779,10641"; a="337080112" X-IronPort-AV: E=Sophos;i="5.98,238,1673942400"; d="scan'208";a="337080112" Received: from fmsmga003.fm.intel.com ([10.253.24.29]) by orsmga102.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 06 Mar 2023 06:15:00 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6500,9779,10641"; a="765232120" X-IronPort-AV: E=Sophos;i="5.98,238,1673942400"; d="scan'208";a="765232120" Received: from jwhisle1-mobl2.amr.corp.intel.com (HELO khuang2-desk.gar.corp.intel.com) ([10.212.92.57]) by fmsmga003-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 06 Mar 2023 06:14:55 -0800 From: Kai Huang To: linux-kernel@vger.kernel.org, kvm@vger.kernel.org Cc: linux-mm@kvack.org, dave.hansen@intel.com, peterz@infradead.org, tglx@linutronix.de, seanjc@google.com, pbonzini@redhat.com, dan.j.williams@intel.com, rafael.j.wysocki@intel.com, kirill.shutemov@linux.intel.com, ying.huang@intel.com, reinette.chatre@intel.com, len.brown@intel.com, tony.luck@intel.com, ak@linux.intel.com, isaku.yamahata@intel.com, chao.gao@intel.com, sathyanarayanan.kuppuswamy@linux.intel.com, david@redhat.com, bagasdotme@gmail.com, sagis@google.com, imammedo@redhat.com, kai.huang@intel.com Subject: [PATCH v10 06/16] x86/virt/tdx: Get information about TDX module and TDX-capable memory Date: Tue, 7 Mar 2023 03:13:51 +1300 Message-Id: <7c6161b262b8784b764c1b0d0fd7201d270554ba.1678111292.git.kai.huang@intel.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: References: MIME-Version: 1.0 X-Rspamd-Queue-Id: BA1AE10002B X-Rspamd-Server: rspam09 X-Rspam-User: X-Stat-Signature: 1zt1toz3x7ix69jeys68eoqeec1j8zu9 X-HE-Tag: 1678112100-72563 X-HE-Meta: U2FsdGVkX1+aQ3aLWTREm2cvb0ZEODsrtGy1oKFhmdtH49LzKVhCCRN4wJvdm6jdWIfhSTmdWjk9EgNRMgKx38yiofPmlBRLNfQZ0mYPe4t4Z5d47vLtB+g9OeGJi1/5aM1i8JA2yGCLGJEGkzurNFnzEXkvMfgcnbjkFNsWyo9NI1uUs3qAoJ6Z/HqSkFycPMe6B1b2qPEYxCQIqJ+vuOQrp52TfmzuloUDJhDDcVqbobufCvgTX9KU8LlCw8fOam+T/jvyed9L71g5+/OUs6CuBBU6c4Y/NvpGMH94UgcHxJYcnex/E8DWr44/7am3zQRYgdP+pvyEnrHtU0IPaCTpf5zysPZfTLyPTrST1YdcSkZ7e6YUCHGlt8kCILHx+Krr74RvCv3dp/+0KTHp8pReqSXIpB1sZvTAJxa8rUMtJ/4nmOnKqtvEKl1Vvqvu3Y7roLYzU58h3eYxo1E59mssrAI4m58GpRLqCALqF/q6hJV61II0W7oiVI19p7+gJDsABjxnWVzauCEOXUHWlzeFkQF8V8aEWLtg542Kk2yKbKycUXf+APrvFFSEs1fUhRuGt3gY6/+vQLmSBvBHj9Mz60F9dk4DSqtBC7rANcS1IB/NZi04udYqN4G8FjIT4U6hShpwJ4XibD3CdN79Z9/yPW/AJ1CD6ibTB46reK080TnjSUaT1iDklmQKHiBPUot4NYLYs8mn7pJrQ/PJ5VVVRrIQaXGg5QwjWaLYs+/+7rsI00sI2FEA3nSAZILrg+0XrS6Grj0ES0cJycyykmHNYiuLI21raqCZt72Nk2AvRAIWiyzaA2a3/0qbdHpJoZNXDpGkPMvE9lfBouG5RIztT35/qfMnsCwfKp/d2+OhzQsCPc/GflwipgAvjgUoW5z4aJkah/q6nuiUrH++K317WBX71KOSQ51waqnAzza5Iwicxf98g1Fl8Wum/wJ+gD+bOfE/rpFUsInk1/l 7Hg3dkB5 +OFCkZnNZ3gF2WSb5Op67CG3HrXOKM/gMos1s2vJHR6RV2PAohbBlg31uvIZM653t+Xks1hdoaeW4hz1+L81G1KLgS2OA49yYc74t1Fl3tTGi+W4Ur8NfJltviokrWcJIpxjZyPrKZCXrQkutlUuHFE5NuyBa2saHCdcKpG3N5enK+D4iuTZrHxJkaqzR/Ic2tuJEn2lGRgNae7huOTotKn0TzQhWFJlpaMIW8HZHIL0S3MQ= X-Bogosity: Ham, tests=bogofilter, spamicity=0.000000, version=1.2.4 Sender: owner-linux-mm@kvack.org Precedence: bulk X-Loop: owner-majordomo@kvack.org List-ID: Start to transit out the "multi-steps" to initialize the TDX module. TDX provides increased levels of memory confidentiality and integrity. This requires special hardware support for features like memory encryption and storage of memory integrity checksums. Not all memory satisfies these requirements. As a result, TDX introduced the concept of a "Convertible Memory Region" (CMR). During boot, the firmware builds a list of all of the memory ranges which can provide the TDX security guarantees. CMRs tell the kernel which memory is TDX compatible. The kernel takes CMRs (plus a little more metadata) and constructs "TD Memory Regions" (TDMRs). TDMRs let the kernel grant TDX protections to some or all of the CMR areas. The TDX module also reports necessary information to let the kernel build TDMRs and run TDX guests in structure 'tdsysinfo_struct'. The list of CMRs, along with the TDX module information, is available to the kernel by querying the TDX module. As a preparation to construct TDMRs, get the TDX module information and the list of CMRs. Print out CMRs to help user to decode which memory regions are TDX convertible. The 'tdsysinfo_struct' is fairly large (1024 bytes) and contains a lot of info about the TDX module. Fully define the entire structure, but only use the fields necessary to build the TDMRs and pr_info() some basics about the module. The rest of the fields will get used by KVM. For now both 'tdsysinfo_struct' and CMRs are only used during the module initialization. But because they are both relatively big, declare them inside the module initialization function but as static variables. Signed-off-by: Kai Huang Reviewed-by: Isaku Yamahata --- v9 -> v10: - Added back "start to transit out..." as now per-cpu init has been moved out from tdx_enable(). v8 -> v9: - Removed "start to trransit out ..." part in changelog since this patch is no longer the first step anymore. - Changed to declare 'tdsysinfo' and 'cmr_array' as local static, and changed changelog accordingly (Dave). - Improved changelog to explain why to declare 'tdsysinfo_struct' in full but only use a few members of them (Dave). v7 -> v8: (Dave) - Improved changelog to tell this is the first patch to transit out the "multi-steps" init_tdx_module(). - Removed all CMR check/trim code but to depend on later SEAMCALL. - Variable 'vertical alignment' in print TDX module information. - Added DECLARE_PADDED_STRUCT() for padded structure. - Made tdx_sysinfo and tdx_cmr_array[] to be function local variable (and rename them accordingly), and added -Wframe-larger-than=4096 flag to silence the build warning. v6 -> v7: - Simplified the check of CMRs due to the fact that TDX actually verifies CMRs (that are passed by the BIOS) before enabling TDX. - Changed the function name from check_cmrs() -> trim_empty_cmrs(). - Added CMR page aligned check so that later patch can just get the PFN using ">> PAGE_SHIFT". v5 -> v6: - Added to also print TDX module's attribute (Isaku). - Removed all arguments in tdx_gete_sysinfo() to use static variables of 'tdx_sysinfo' and 'tdx_cmr_array' directly as they are all used directly in other functions in later patches. - Added Isaku's Reviewed-by. - v3 -> v5 (no feedback on v4): - Renamed sanitize_cmrs() to check_cmrs(). - Removed unnecessary sanity check against tdx_sysinfo and tdx_cmr_array actual size returned by TDH.SYS.INFO. - Changed -EFAULT to -EINVAL in couple places. - Added comments around tdx_sysinfo and tdx_cmr_array saying they are used by TDH.SYS.INFO ABI. - Changed to pass 'tdx_sysinfo' and 'tdx_cmr_array' as function arguments in tdx_get_sysinfo(). - Changed to only print BIOS-CMR when check_cmrs() fails. --- arch/x86/virt/vmx/tdx/tdx.c | 67 +++++++++++++++++++++++++++++++++- arch/x86/virt/vmx/tdx/tdx.h | 72 +++++++++++++++++++++++++++++++++++++ 2 files changed, 138 insertions(+), 1 deletion(-) diff --git a/arch/x86/virt/vmx/tdx/tdx.c b/arch/x86/virt/vmx/tdx/tdx.c index 29127cb70f51..981e11492d0e 100644 --- a/arch/x86/virt/vmx/tdx/tdx.c +++ b/arch/x86/virt/vmx/tdx/tdx.c @@ -19,6 +19,7 @@ #include #include #include +#include #include #include "tdx.h" @@ -261,12 +262,76 @@ int tdx_cpu_enable(void) } EXPORT_SYMBOL_GPL(tdx_cpu_enable); +static inline bool is_cmr_empty(struct cmr_info *cmr) +{ + return !cmr->size; +} + +static void print_cmrs(struct cmr_info *cmr_array, int nr_cmrs) +{ + int i; + + for (i = 0; i < nr_cmrs; i++) { + struct cmr_info *cmr = &cmr_array[i]; + + /* + * The array of CMRs reported via TDH.SYS.INFO can + * contain tail empty CMRs. Don't print them. + */ + if (is_cmr_empty(cmr)) + break; + + pr_info("CMR: [0x%llx, 0x%llx)\n", cmr->base, + cmr->base + cmr->size); + } +} + +/* + * Get the TDX module information (TDSYSINFO_STRUCT) and the array of + * CMRs, and save them to @sysinfo and @cmr_array. @sysinfo must have + * been padded to have enough room to save the TDSYSINFO_STRUCT. + */ +static int tdx_get_sysinfo(struct tdsysinfo_struct *sysinfo, + struct cmr_info *cmr_array) +{ + struct tdx_module_output out; + u64 sysinfo_pa, cmr_array_pa; + int ret; + + sysinfo_pa = __pa(sysinfo); + cmr_array_pa = __pa(cmr_array); + ret = seamcall(TDH_SYS_INFO, sysinfo_pa, TDSYSINFO_STRUCT_SIZE, + cmr_array_pa, MAX_CMRS, NULL, &out); + if (ret) + return ret; + + pr_info("TDX module: atributes 0x%x, vendor_id 0x%x, major_version %u, minor_version %u, build_date %u, build_num %u", + sysinfo->attributes, sysinfo->vendor_id, + sysinfo->major_version, sysinfo->minor_version, + sysinfo->build_date, sysinfo->build_num); + + /* R9 contains the actual entries written to the CMR array. */ + print_cmrs(cmr_array, out.r9); + + return 0; +} + static int init_tdx_module(void) { + static DECLARE_PADDED_STRUCT(tdsysinfo_struct, tdsysinfo, + TDSYSINFO_STRUCT_SIZE, TDSYSINFO_STRUCT_ALIGNMENT); + static struct cmr_info cmr_array[MAX_CMRS] + __aligned(CMR_INFO_ARRAY_ALIGNMENT); + struct tdsysinfo_struct *sysinfo = &PADDED_STRUCT(tdsysinfo); + int ret; + + ret = tdx_get_sysinfo(sysinfo, cmr_array); + if (ret) + return ret; + /* * TODO: * - * - Get TDX module information and TDX-capable memory regions. * - Build the list of TDX-usable memory regions. * - Construct a list of "TD Memory Regions" (TDMRs) to cover * all TDX-usable memory regions. diff --git a/arch/x86/virt/vmx/tdx/tdx.h b/arch/x86/virt/vmx/tdx/tdx.h index 4d6220e86ccf..2f2d8737a364 100644 --- a/arch/x86/virt/vmx/tdx/tdx.h +++ b/arch/x86/virt/vmx/tdx/tdx.h @@ -3,6 +3,8 @@ #define _X86_VIRT_TDX_H #include +#include +#include /* * This file contains both macros and data structures defined by the TDX @@ -16,6 +18,76 @@ */ #define TDH_SYS_INIT 33 #define TDH_SYS_LP_INIT 35 +#define TDH_SYS_INFO 32 + +struct cmr_info { + u64 base; + u64 size; +} __packed; + +#define MAX_CMRS 32 +#define CMR_INFO_ARRAY_ALIGNMENT 512 + +struct cpuid_config { + u32 leaf; + u32 sub_leaf; + u32 eax; + u32 ebx; + u32 ecx; + u32 edx; +} __packed; + +#define DECLARE_PADDED_STRUCT(type, name, size, alignment) \ + struct type##_padded { \ + union { \ + struct type name; \ + u8 padding[size]; \ + }; \ + } name##_padded __aligned(alignment) + +#define PADDED_STRUCT(name) (name##_padded.name) + +#define TDSYSINFO_STRUCT_SIZE 1024 +#define TDSYSINFO_STRUCT_ALIGNMENT 1024 + +/* + * The size of this structure itself is flexible. The actual structure + * passed to TDH.SYS.INFO must be padded to TDSYSINFO_STRUCT_SIZE and be + * aligned to TDSYSINFO_STRUCT_ALIGNMENT using DECLARE_PADDED_STRUCT(). + */ +struct tdsysinfo_struct { + /* TDX-SEAM Module Info */ + u32 attributes; + u32 vendor_id; + u32 build_date; + u16 build_num; + u16 minor_version; + u16 major_version; + u8 reserved0[14]; + /* Memory Info */ + u16 max_tdmrs; + u16 max_reserved_per_tdmr; + u16 pamt_entry_size; + u8 reserved1[10]; + /* Control Struct Info */ + u16 tdcs_base_size; + u8 reserved2[2]; + u16 tdvps_base_size; + u8 tdvps_xfam_dependent_size; + u8 reserved3[9]; + /* TD Capabilities */ + u64 attributes_fixed0; + u64 attributes_fixed1; + u64 xfam_fixed0; + u64 xfam_fixed1; + u8 reserved4[32]; + u32 num_cpuid_config; + /* + * The actual number of CPUID_CONFIG depends on above + * 'num_cpuid_config'. + */ + DECLARE_FLEX_ARRAY(struct cpuid_config, cpuid_configs); +} __packed; /* * Do not put any hardware-defined TDX structure representations below