From patchwork Tue Sep 15 11:00:46 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Grzegorz Jaszczyk X-Patchwork-Id: 11776185 Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id B3814618 for ; Tue, 15 Sep 2020 11:09:12 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 9891A21D43 for ; Tue, 15 Sep 2020 11:09:12 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="CHlUmc7R" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726135AbgIOLJF (ORCPT ); Tue, 15 Sep 2020 07:09:05 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59450 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726131AbgIOLIs (ORCPT ); Tue, 15 Sep 2020 07:08:48 -0400 Received: from mail-lf1-x141.google.com (mail-lf1-x141.google.com [IPv6:2a00:1450:4864:20::141]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 19F07C06178A for ; Tue, 15 Sep 2020 04:01:15 -0700 (PDT) Received: by mail-lf1-x141.google.com with SMTP id b12so2596453lfp.9 for ; Tue, 15 Sep 2020 04:01:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=VDzzatZNSBpQX7pKPfZ2Jk0vfUIzw5Bf9Eon3mMy8po=; b=CHlUmc7RPVH81nY89i759+N+3bpbtClFAivxfPnGTq9kK/PratYX/V4yYmYbJLtMDd NO5VHoN4YOOLfTO/j8oKpQI2nbjZvaC1AT0Eld357rjKFHYr4oBW/7NxNK2ZyM2MVfwJ 08KmfRMz1/MvFhWIE+gDl+z3i2aoJzirAiUmsMPO9L0eCy8+F89ZRgYm+GmVvU9yW3rY eZXcf5c3+Abvvs7QtdE2T9AWD5ahLttZm+fTEMgOAQ8XiuWBQDROs/EMmK1gdskB0Zxp zPo8CGPEUs4MmjcULfpxqYQ6PvrqP08HEJ2fv0nHB1vvw3gci9DzA9Q2wvRfqNqmPSVx uOPg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=VDzzatZNSBpQX7pKPfZ2Jk0vfUIzw5Bf9Eon3mMy8po=; b=ke3R4blQsrUgr0bQWhm+WaZHG5amG9nZhUamOH09KEbEg15Lx5kA58SgFB25X5Wa2L a79SW8DTfCQhVNwwk1eWErsNgm+mF2ddkxN48SP2ehyKHOp3B2/hWBQQMJhPB1WDZu/N iUO1m2BQSR6nZ1D5MAkpPRiGukKeHaDJ2oOG/Y/DZgbCT+kVjG983Z5DFmdCQwQjyCSn wHh6GB0U8qCkvJPBOF6c0UIC3hsccAJ2UzzWnjVpWJRlivc2cN38Fy7w2XW7LVQ4qodO Hj2kpLv0V94OMbfRT8Z66wY+TUckBg5QUcrxd4PVJcD6AuNZKcno/9LjhBoh5cpKZYYH /QvQ== X-Gm-Message-State: AOAM530l0zjrxwUjkYF805KthwueVmrj191rhihnGjAPlIwBmtpxPgry zWPNck8cYmVLLuqWb4i8NYprCg== X-Google-Smtp-Source: ABdhPJxi1eJT7NU7liu0QBCxMR+g+0qBdUBCH3RJ43+uG7Hm3Dkdke+R9A2OiggP5qYYPyl76lzKNQ== X-Received: by 2002:ac2:5547:: with SMTP id l7mr5848074lfk.153.1600167672741; Tue, 15 Sep 2020 04:01:12 -0700 (PDT) Received: from gilgamesh.semihalf.com (193-106-246-138.noc.fibertech.net.pl. [193.106.246.138]) by smtp.gmail.com with ESMTPSA id n3sm4588916ljj.59.2020.09.15.04.01.11 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Tue, 15 Sep 2020 04:01:12 -0700 (PDT) From: Grzegorz Jaszczyk To: tglx@linutronix.de, jason@lakedaemon.net, maz@kernel.org, s-anna@ti.com Cc: grzegorz.jaszczyk@linaro.org, robh+dt@kernel.org, lee.jones@linaro.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-omap@vger.kernel.org, linux-arm-kernel@lists.infradead.org, david@lechnology.com, praneeth@ti.com Subject: [PATCH v6 0/5] Add TI PRUSS Local Interrupt Controller IRQChip driver Date: Tue, 15 Sep 2020 13:00:46 +0200 Message-Id: <1600167651-20851-1-git-send-email-grzegorz.jaszczyk@linaro.org> X-Mailer: git-send-email 2.7.4 Sender: linux-omap-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-omap@vger.kernel.org Hi All, The following is a v6 version of the series [1-5] that adds an IRQChip driver for the local interrupt controller present within a Programmable Real-Time Unit and Industrial Communication Subsystem (PRU-ICSS) present on a number of TI SoCs including OMAP architecture based AM335x, AM437x, AM57xx SoCs, Keystone 2 architecture based 66AK2G SoCs, Davinci architecture based OMAP-L138/DA850 SoCs and the latest K3 architecture based AM65x and J721E SoCs. Please see the v1 cover-letter [1] for details about the features of this interrupt controller. More details can be found in any of the supported SoC TRMs. Eg: Chapter 30.1.6 of AM5728 TRM [6] Please see the individual patches for exact changes in each patch, following are the main changes from v5: - Improve patch #2 with regards to various Marc Zyngier comments. - Drop example from commit description of patch #4. [1] https://patchwork.kernel.org/cover/11034561/ [2] https://patchwork.kernel.org/cover/11069749/ [3] https://patchwork.kernel.org/cover/11639055/ [4] https://patchwork.kernel.org/cover/11688727/ [5] https://patchwork.kernel.org/cover/11746463/ [6] http://www.ti.com/lit/pdf/spruhz6 Best regards Grzegorz David Lechner (1): irqchip/irq-pruss-intc: Implement irq_{get,set}_irqchip_state ops Grzegorz Jaszczyk (1): irqchip/irq-pruss-intc: Add a PRUSS irqchip driver for PRUSS interrupts Suman Anna (3): dt-bindings: irqchip: Add PRU-ICSS interrupt controller bindings irqchip/irq-pruss-intc: Add logic for handling reserved interrupts irqchip/irq-pruss-intc: Add support for ICSSG INTC on K3 SoCs .../interrupt-controller/ti,pruss-intc.yaml | 158 +++++ drivers/irqchip/Kconfig | 10 + drivers/irqchip/Makefile | 1 + drivers/irqchip/irq-pruss-intc.c | 664 +++++++++++++++++++++ 4 files changed, 833 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/ti,pruss-intc.yaml create mode 100644 drivers/irqchip/irq-pruss-intc.c