@@ -33,6 +33,56 @@
};
};
+&gpmc {
+ ranges = <0 0 0x30000000 0x00000004>; /* CS0: NAND */
+
+ nand@0,0 {
+ reg = <0 0 0>; /* CS0, offset 0 */
+ nand-bus-width = <16>;
+
+ ti,nand-ecc-opt = "sw";
+
+ gpmc,device-nand;
+ gpmc,sync-clk-ps = <0>;
+ gpmc,cs-on-ns = <0>;
+ gpmc,cs-rd-off-ns = <36>;
+ gpmc,cs-wr-off-ns = <36>;
+ gpmc,adv-on-ns = <6>;
+ gpmc,adv-rd-off-ns = <24>;
+ gpmc,adv-wr-off-ns = <36>;
+ gpmc,we-off-ns = <30>;
+ gpmc,oe-off-ns = <48>;
+ gpmc,access-ns = <54>;
+ gpmc,rd-cycle-ns = <72>;
+ gpmc,wr-cycle-ns = <72>;
+ gpmc,wr-access-ns = <30>;
+ gpmc,wr-data-mux-bus-ns = <0>;
+
+ #address-cells = <1>;
+ #size-cells = <1>;
+
+ xloader@0 {
+ reg = <(0 * SZ_128K) (4 * SZ_128K)>;
+ };
+
+ uboot@80000 {
+ reg = <(4 * SZ_128K) (14 * SZ_128K)>;
+ };
+
+ ubootenv@240000 {
+ reg = <(18 * SZ_128K) (2 * SZ_128K)>;
+ };
+
+ linux@280000 {
+ reg = <(20 * SZ_128K) (32 * SZ_128K)>;
+ };
+
+ rootfs@680000 {
+ reg = <(52 * SZ_128K) MTDPART_SIZ_FULL>;
+ };
+ };
+};
+
&i2c1 {
clock-frequency = <2600000>;
@@ -9,7 +9,9 @@
*/
#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/mtd/partitions.h>
#include <dt-bindings/pinctrl/omap.h>
+#include <dt-bindings/sizes.h>
#include "skeleton.dtsi"
Add device-tree node for the on-board NAND memory. Signed-off-by: Florian Vaussard <florian.vaussard@epfl.ch> --- arch/arm/boot/dts/omap3-overo.dtsi | 50 ++++++++++++++++++++++++++++++++++++ arch/arm/boot/dts/omap3.dtsi | 2 + 2 files changed, 52 insertions(+), 0 deletions(-)